Advanced Silicon and Germanium Transistors for Future P-channel MOSFET Applications by LIU BIN
 
ADVANCED SILICON AND  
GERMANIUM TRANSISTORS FOR FUTURE  






A THESIS SUBMITTED 
 
 




NUS GRADUATE SCHOOL FOR 
INTEGRATIVE 
SCIENCES AND ENGINEERING 
NATIONAL UNIVERSITY OF SINGAPORE 
2013 






I hereby declare that the thesis is my original work and it has been written by me 
in its entirety. I have duly acknowledged all the sources of information which 
have been used in the thesis.  
 
 



















First and foremost, I would like to express my deepest gratitude and 
appreciation to my supervisor, Dr. Yeo Yee Chia, who has always been there to give 
me guidance and insights throughout the course of my research.  His solid knowledge, 
creative thinking, and innovative mind have truly inspired me.  My Ph.D candidature 
could never be easier without his strong support and encouragement.  I owe my co-
supervisor, Dr. Yang Mingchu, many thanks for his valuable advices and strong 
technical support to the diamond-like carbon (DLC) projects.  I am greatly indebted to 
his guidance. 
The suggestions and guidance I received from some senior students during the 
initial stage of my Ph.D study help put me on the right track of research quickly and 
benefit me throughout the whole candidature.  I would like to thank Dr. Shen Chen 
who brought me into the field of device readability study. The readability section of 
this thesis could not have been accomplished without his selfless help and guidance.  
Much gratitude is also expressed to Dr. Tan Kian Ming for providing some of the 
resources for strain engineering and reliability experiments, and coaching me on 
process simulation.  I would like to express thanks to Dr. Woong Hoong Shing for the 
technical discussions on the nanowire project.  
I am grateful to my fellow lab mates in Silicon Nano Device Laboratory 
(SNDL).  It is impossible to enumerate all, but I cannot fail to mention Gong Xiao, 
Pengfei, Huaxin, Yang Yue, Zhou Qian, Tong Yi, Phyllis, Xingui, Cheng Ran, Yinjie, 
Eugene, Wang Wei, Lanxiang, Tong Xin, Genquan, Shao Ming, Manu, and many 
   iii 
 
others for their useful suggestions, assistance, and friendships.  I would like to wish 
them continuous success in their future endeavours. 
I would also like to acknowledge the strong technical and administrative 
support from the technical staffs in SNDL, specifically Mr O Yan Wai Linn, Patrick 
Tang, and Sun Zhiqiang.  Special thanks also go to staffs from Institute of Materials 
Research, and Engineering (IMRE) - Mr. Chum Chan Choy and Ms. Teo Siew Lang 
for their strong support on EBL, and Hui Hui Kim for TEM support. 
My overseas collaborators Dr. Nicolas Daval of Soitec and Dr. Chen Shu Han 
of TSMC also contribute to this work by supporting me with technical resources and 
giving valuable inputs. I owe big thanks to them.  
Last but not least, I would like to extend my greatest gratitude to my family. 
My parents and my parents-in-law have always been encouraging and supporting my 
pursuit of academic excellence.  I would like to express my heartiest gratitude to my 
dearest wife, Yang Zixu, for her endless love and support, and her tremendous 
understanding and patience throughout all these years. Thank you for loving me and 
being a wonderful wife! 
 
   iv 
 
Table of Contents 
 
Declaration..................................................................................................................... i 
Acknowledgements ...................................................................................................... ii 
Table of Contents ........................................................................................................ iv 
Summary ...................................................................................................................... vi 
List of Tables ............................................................................................................ xiii 
List of Figures .............................................................................................................. ix 
List of Symbols ........................................................................................................... xx 
List of Abbreviations ............................................................................................. xxiii 
 
Chapter   1  Introduction 
1.1 Background ......................................................................................................... 1 
1.1.1. CMOS Strain Engineering ........................................................................... 2 
1.1.2. Negative Bias Temperature Instability of Strained p-FETs ........................ 7 
1.1.3. Germanium as an Alternative Channel Material for Future CMOS 
Applications ................................................................................................. 9 
1.1.3.1. Why Ge? .................................................................................................. 9 
1.1.3.2. Gate Stack for Ge MOSFETs ................................................................ 11 
1.1.3.3. Other Challenges of Ge Devices ............................................................ 12 
1.1.3.4. Germanium Multiple-Gate Field-Effect Transistors .............................. 13 
1.2 Thesis Outline and Original Contributions ....................................................... 15 
 
Chapter 2 A New Diamond-like Carbon (DLC) Ultra-High Stress Liner     
Technology for Direct Deposition on P-Channel Field-Effect 
Transistors 
2.1. Background ....................................................................................................... 18 
2.2. Simulation of Nanoscale FETs with Different Liner Stressors ........................ 21 
2.3. Characterization of Diamond-Like Carbon ...................................................... 26 
2.4. Integration of DLC on Si Planar p-FETs for Performance Enhancement ........ 32 
2.4.1 Device Fabrication ..................................................................................... 32 
2.4.2 Results and Discussion .............................................................................. 35 
2.5. Integration of DLC High Stress Liner on Advanced Nanowire p-FETs .......... 41 
2.5.1      Background ................................................................................................ 41 
2.5.2 Device Fabrication ..................................................................................... 42 
2.5.3 Results and Discussion .............................................................................. 46 
2.6. Summary ........................................................................................................... 52 
 
Chapter   3  NBTI Reliability of P-channel Transistors with Diamond-Like 
Carbon Liner 
3.1 Background ....................................................................................................... 54 
3.2 Measurement Setup ........................................................................................... 58 
3.3 Device Fabrication ............................................................................................ 62 
3.4 Results and Discussion ..................................................................................... 63 
3.4.1 P-FET Performance Enhancement due to Strain ....................................... 63 
3.4.2 Comparison between DC and UFM Techniques ....................................... 64 
3.4.3 UFM NBTI Characterization of Strained and Unstrained p-FETs ............ 67 
   v 
 
3.4.4 Recovery of NBTI ..................................................................................... 74 
3.4.5 Gate length dependence of NBTI .............................................................. 77 
3.4.6 NBTI Lifetime Projection for p-FETs with DLC liner .............................. 78 
3.5 Summary ........................................................................................................... 79 
 
Chapter   4  High Performance Multiple-Gate Field-Effect Transistors formed 
on Germanium-on-Insulator Substrate 
4.1 Background ....................................................................................................... 80 
4.2 Operation of Schottky Barrier MOSFET (SBMOSFET) .................................. 83 
4.3 Device Fabrication ............................................................................................ 85 
4.3.1 N-channel Formation ................................................................................. 86 
4.3.2 Ge Fin Formation....................................................................................... 89 
4.3.3 OCD Characterization of Ge Fins ............................................................. 90 
4.3.4 Formation of SiO2 Undercuts .................................................................... 92 
4.3.5 Gate Stack Formation ................................................................................ 93 
4.3.6 Gate Etch ................................................................................................... 94 
4.3.7 Contact Formation ..................................................................................... 98 
4.4 Results and Discussion ................................................................................... 100 
4.4.1 Inversion C-V Characterization ............................................................... 100 
4.4.2 Short Channel Effects of Devices with Low and High Fin Doping ........ 101 
4.4.3 Low Temperature Characterization of Ge MuGFETs ............................. 105 
4.4.4 Drive Current and Transconductance of MuGFETs with Different Dopings
  ................................................................................................................. 109 
4.4.5 Scaling of Ge MuGFETs with Metal S/D ............................................... 114 
4.4.6 Device Performance of Short Channel Ge MuGFETs ............................ 117 
4.4.7 Benchmarking of Ge MuGFETs.............................................................. 119 
4.5 Summary ......................................................................................................... 120 
 
Chapter   5  Germanium Multiple-Gate Field-Effect Transistor with in situ 
Boron Doped Raised Source/Drain 
5.1 Background ..................................................................................................... 121 
5.2 Epitaxial Growth of Ge on Patterned GeOI Substrates .................................. 122 
5.3 Device Fabrication .......................................................................................... 129 
5.4 Results and Discussion ................................................................................... 133 
5.4.1 Electrical Characterization of Ge MuGFETs with RSD ......................... 133 
5.4.2 Comparison of Ge MuGFETs with Different S/D Structures ................. 140 
5.4.3 NBTI of Ge MuGFETs with RSD ........................................................... 143 
5.5 Summary ......................................................................................................... 150 
 
Chapter   6    Conclusions and Future Work 
6.1 Conclusion and Contributions of This Thesis ................................................. 152 
6.2 Future Directions ............................................................................................ 156 
 
References ................................................................................................................. 159 
 
Appendix 
A. List of Publications ....................................................................................... 177
   vi 
 
Summary 
Continual scaling of silicon (Si) complementary metal-oxide-semiconductor 
(CMOS) into deep sub-20 nm regime meets some immense challenges which hinder 
the CMOS development.  The motivation of this thesis work is to provide feasible 
solutions to the short term and long term technical challenges faced by the CMOS 
technology.   
Strain engineering has been used as an effective performance booster since 90 
nm technology node.  The smaller space available in between the gate electrodes due 
to aggressive pitch scaling makes the volume of the stressor material become smaller.  
This would directly compromise strain induced in the channel and performance 
enhancement.  To address this challenge, new diamond-like carbon (DLC) liner 
stressor with direct integration onto p-channel field-effect transistors (p-FETs) was 
developed in this work.  Without the SiO2 adhesion layer which was used in previous 
DLC works, the new DLC liner stressor technique provides better scalability and 
possibly higher performance enhancement.  Successful integrations of the new DLC 
liner stressor were demonstrated on both short channel planar p-FETs and more 
advanced and scaled nanowire p-FETs.  Substantial performance enhancement was 
achieved.  
Negative Bias Temperature Instability (NBTI) which is one of the most 
important reliability issues of the state of the art p-FETs, could lead to severe 
performance degradation of p-FETs, causing threshold voltage shift and drain current 
degradation.  Reported data in the literature on NBTI study of strained p-FETs 
suggest strain could degrade NBTI performance of p-FETs.  In this thesis, NBTI 
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study was performed using an advanced home-made ultra fast measurement setup on 
p-FETs with different levels of channel strain, investigating the strain effect on NBTI 
characteristics.  In consistent with other reports, strain induced by DLC was found to 
degrade NBTI performance of p-FETs.  Both strain induced device reliability 
degradation and drive current enhancement should be carefully considered when 
designing the transistors. 
Ultimately new channel material with high carrier mobility is needed to 
replace Si for future transistors operating in quasi-ballistic regime in the long term 
perspective.  Germanium (Ge) which has very high carrier mobility is considered as a 
promising alternative channel material for the future CMOS applications.  In this 
work, we developed high performance Ge multiple-gate FETs (MuGFETs) based on 
Ge on insulator (GeOI) substrates to have high performance transistors with good 
short channel control.  Si CMOS compatible process modules were developed.  Sub-
400 ºC low temperature Si passivation was adopted to form high quality gate stack.  
Implantless metallic Schottky barrier (SB) source/drain (S/D) was integrated for the 
first time into Ge MuGFETs to have low S/D series resistance.  Effects of fin doping 
and backside interface charge of GeOI substrates on device electrical characteristics 
were investigated.  High drive current was achieved in this work for Ge MuGFETs 
fabricated by top-down approaches.   
Besides SB S/D, in-situ doped raised S/D (RSD) was also developed for the 
first time for Ge MuGFETs on GeOI using selective epitaxial growth of highly p+ 
doped Ge.  Good device transfer characteristics and short channel control was 
achieved on Ge MuGFETs with RSD.  Device NBTI reliability was investigated for 
Ge MuGFETs for the first time. 
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Metal-oxide-semiconductor field-effect transistor (MOSFET) is the basic 
element of integrated circuits.  For a long period of time, device miniaturization, 
which scales MOSFET gate length LG, gate width WG, and oxide thickness TOX, is the 
main driver to enhance complementary metal-oxide-semiconductor (CMOS) 
performance [1].  The motivation to scale down the size of MOSFETs is to improve 
the circuit speed and increase packing density for a given area of microchip.  Classical 
scaling was sufficient to deliver device performance improvement, before CMOS 
entered the sub-100 nm regime.  For device with sub-100 nm LG, classical scaling 
meets immense challenges due to some fundamental limits.  Innovations on materials 
and device structures for MOSFET applications have become additional and more 
important drivers for CMOS development.  Fig. 1.1 demonstrates a three dimensional 
(3D) schematic of a MOSFET with semiconductor on insulator substrate, showing 
some of the important engineering innovations/techniques which have been or will be 
used for performance improvement.  Liner stressor technology which is to induce 
strain in the channel of a MOSFETs has been used to enhance carrier mobility and 
drive current.  Novel dielectric material has been employed for effective oxide 
thickness and gate leakage current reduction.  Raised source/drain (S/D) is an 
effective and widely adopted way to reduce device parasitic resistance.  New 
   2 
 
 
Fig. 1.1.  3D schematic of a MOSFET, showing liner stressor, gate dielectric, channel 
material, and raised S/D engineering for performance improvement of CMOS.  BOX 
is barrier oxide of the semiconductor on insulator substrate.  
 
 
materials with high carrier mobility, such as germanium, is expected to replace silicon 
(Si) as channel material for future CMOS applications. 
1.1.1. CMOS Strain Engineering 
One problem caused by geometric scaling of MOSFET is mobility degradation 
due to large vertical electrical field.  In practical CMOS scaling, the supply voltage is 
not scaled down as rapidly as the other transistor parameters (LG, WG, and TOX), 
increasing the vertical electrical field as the transistor size shrinks.  Effective mobility 










                                                 (1-1) 
where µ0 and E0 are empirical constants, and Eeff is the effective vertical electrical 
field [2].  From Equation 1-1, mobility degrades as electrical field increases.  Larger 
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carrier mobility.  Fig. 1.2 shows that electron mobility degrades as CMOS technology 
progresses into more advanced technology nodes [3].   
In addition, any increase of channel doping to have better short channel effect 
(SCE) also degrades carrier mobility, which is due to enhanced impurity scattering.  
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                          (1-2) 
where μ is the carrier mobility, μmax is the highest carrier mobility in bulk 
semiconductor, Pc, μmax, μ1, μ0, Cr, Cs, α, and β are the empirical parameters with 
positive values obtained by fitting the experimental results, and N is doping 




Fig. 1.2. Mobility versus technology scaling trend for Intel process technologies [3]. 
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                                  (a)                                                              (b)                               
Fig. 1.3.  (a) 6 fold degenerate conduction band valleys of Si without strain; (b) Strain 
induces Δ2 and Δ4 splitting.  Electrons tend to stay in Δ2 valleys in which the in-plan 
effective transport mass is lower [5].   
 
To compensate for the mobility loss due to CMOS geometric scaling, 
incorporation of mobility booster is needed for further advancement of CMOS beyond 
sub-100 nm technology nodes.  Starting from 90-nm technology node in year 2002, 
strain engineering has been adopted by Intel and other companies as an additional 
performance booster to further extend the CMOS roadmap to sub-100 nm regime [3, 
6-14].  Application of strain to the Si channel could significantly improve carrier 
mobility, which directly results in enhancement of transistor drive current.  It is 
believed that strain engineering will still be used as one of the major performance 
boosters for next a few technology nodes.   
Strain could enhance both electron and hole mobilities.  Two types of 
mechanical strain were considered for integration into CMOS technology:  biaxial and 
uniaxial.  The mechanism of the electron mobility enhancement due to biaxial and 
uniaxial strain is the same: strain splits the six-fold [Fig. 2 (a)] degenerate conduction 
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lower in-plan effective transport mass, and the other one is the higher energy four-fold 
∆4 valleys which are perpendicular with respect to ∆2 valleys, as shown in Fig. 2 (b).  
Electrons tend to populate into the ∆2 valleys, resulting in smaller transport mass and 
higher electron mobility.  
For hole mobility enhancement, biaxial and uniaxial strain could lead to 
different valence band shifts and warping, as shown in Fig. 1.4, resulting in different 
mechanisms in enhancing the hole mobility.  Low conductivity effective mass (in-
plane) and high out-of-plane effective mass are mainly responsible for uniaxial strain 
induced hole mobility enhancement, while the reduction of intervalley scattering 
plays a more important role in enhancing hole mobility for the case of biaxial strain.  
Uniaxial strain could enhance carrier mobility even at a low stress level, while biaxial 
strain could only enhance mobility at a relatively large stress level [15, 16].  It has 
been demonstrated that uniaxial strain could provide significantly larger carrier 
mobility enhancement and lower threshold voltage shift, as compared with biaxial 
strain [6, 15, 16].  Therefore, uniaxial strain technology has been adopted by industry 
from 90-nm technology node and beyond [3, 12, 17].    
 
        
                      (a)                                           (b)                                            (c) 
Fig. 1.4. Simplified valance band structure for longitudinal in-plane direction of (a) 
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The carrier mobility change due to strain can simply be expressed as:  
,







                                          (1-3) 
where μ is the carrier mobility, ∆μ is the strain induced mobility change, the 
subscripts   ⃦ and ⊥ refer to the directions parallel (longitudinal) and perpendicular 
(transverse) to the direction of the current flow in the MOSFETs, respectively, σ|| and 
σ⊥ are the longitudinal and transverse stresses, respectively, π|| and π⊥ are the 
piezoresistance coefficients for the longitudinal and transverse directions, respectively 
[3].  For uniaxial strain, the stress component parallel to the current flow direction is 
the primary stress component of interest.  Basically, a larger strain would lead to a 
higher carrier mobility enhancement.  
Several techniques to induce uniaxial strain in the channel for performance 
enhancement have been well studied, including silicon germanium (SiGe) or silicon 
carbon (SiC) source and drain (S/D) stressor and silicon nitride (SiN) liner stressor 
technologies.  SiGe or SiC S/D stressor techniques induce strain due to the lattice 
mismatch between S/D and channel.  SiN liner stressor or contact etch stop layer 
(CESL) technology makes use of the intrinsic stress in the SiN film to induce strain in 
the channel.  SiN liner stressor has been demonstrated to be a cost-effective approach 
to induce strain in p-FETs for drive current improvement [3, 6-14].  The commonly 
reported compressive stress in SiN liner so far is in the range of 1~3.5 GPa [6, 8-11, 
13].   
Although strain engineering has provided enough performance booting since 
90 nm technology node, the continuous scaling of device dimension and gate pitch 
poses new challenges to the conventional techniques or materials used for CMOS 
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strain engineering, especially when the technology node reaches 22 nm and beyond.  
The smaller space available between two transistor gates decreases the 
“volume/quantity” for strain materials, such as SiN liner stressor or SiGe S/D.  This 
will in turn decreases the stress coupling into channel, results in smaller channel strain 
and reduced performance enhancement [19].  Diamond-like carbon (DLC), which has 
much larger intrinsic stress, was explored to be used together with a SiO2 adhesion 
layer as liner stressor to address the challenges faced by conventional SiN liner 
stressor technology.  DLC could provide the same or even larger amount of channel 
strain with thinner liner thickness, as compared with SiN film [20-22].  Significant 
performance enhancement was observed from DLC strained p-FETs with different 
device structures, including planar FETs and FinFETs.   
The existence of SiO2 adhesion layer or “buffer” layer, however, could 
degrade the stress coupling, resulting in smaller channel strain and degraded stress 
coupling.  It was reported that the performance enhancements due to the same SiN 
liner stressor appears to decrease when a HfO2 “buffer” layer is inserted between the 
SiN liner and underlying transistor [23], indicating the “buffer” degrade the stress in 
the channel.  There is a strong need to remove this SiO2 adhesion/buffer layer for 
better stress coupling, further developing the DLC liner stressor technology.   
1.1.2. Negative Bias Temperature Instability of Strained p-FETs 
With the use of thinner gate oxide and new gate dielectric materials in 
advanced CMOS technology nodes, new reliability issues emerge, among which the 
negative bias temperature instability (NBTI) is considered as one of the most 
significant reliability concerns [24-28].  NBTI occurs in p-FETs in which the gates are 
electrically stressed with a negative voltage, resulting in transistor parameter 
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degradation.  NBTI becomes more severe at elevated temperatures, as its name 
suggests.  The transistor parametric manifestation of NBTI includes threshold voltage 
VTH shift or increase, as well as degradation of linear drain current IDLin, saturation 
drain current IDSat, and transconductance GM.   
One of the most important manifestations of NBTI is threshold voltage shift.  
The threshold voltage of a MOSFET is normally expressed by the equation below, 
considering the interface traps, 





                             (1-4) 
where ΦMS is the metal-semiconductor work function, ψS is the surface potential, 
QDEP is the depletion charge, QOX is the fixed oxide charge, QIT is the interface trap, 
and COX is the gate oxide capacitance.  Any change in the charge level at the SiO2/Si 
interface would result in threshold voltage shift.  Generation of interface traps at 
SiO2/Si interface is believed to be one of the reasons causing NBTI [24, 27].  Hole 
trapping in pre-existing defects could be anther contributing factor which changes the 
charge level at the interface [27, 29-32].  Beside changing VTH, interface generation 
could also result in additional surface scattering, causing hole mobility to decrease.  
Threshold voltage increase and mobility degradation lead to decrease of drain current 
ID and transconductance GM, as suggested by the following two equations 
2    
2
( ) ,GD eff OX GS TH
G
W
I C V V
L
                                       (1-5) 
       ( )
G
M eff OX GS TH
G
W
G C V V
L
  ,                                     (1-6) 
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where WG is the gate width, LG is the gate length, and μeff is the effective carrier 
mobility [24].  The intrinsic delay of a transistor can simply be expressed as, 





                                                     (1-7) 
where VDD is the supply voltage.  The increase of VTH and decrease of drain current 
will unavoidably lead to degradation of the intrinsic delay of a transistor and the 
performance of the whole circuit.  
When new strain engineering techniques are considered for possible 
integration in manufacturing, their impact on device reliability should be investigated.  
Although there are some publications claiming that strain has negligible effects on 
NBTI performance of p-FETs [33-35], most publications in the literature 
demonstrated that strained p-FETs have more severe NBTI degradation, as compared 
with unstrained control p-FETs [23, 36-44].  Various reasons were proposed for the 
degraded NBTI performance of strained p-FETs.  As we are developing the new DLC 
strain engineering technology, examination on the NBTI reliability of strained p-FETs 
with DLC liners stressor should be performed, in addition to the investigation on 
device performance enhancement due to strain.  Device reliability and performance 
enhancement must be carefully considered when designing transistors with strain.  
1.1.3. Germanium as an Alternative Channel Material for Future CMOS 
Applications 
1.1.3.1. Why Ge? 
Further development of the strain engineering is more of a near-term solution 
for the challenges faced by CMOS technology.  More fundamental problems need to 
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be solved when the CMOS road map further advances to deep-100 nm regime, 
especially when gate length is scaled to 10 nm or smaller and the device dimension 
approaches atomic level.  When MOSFET is scaled to deep sub-100 nm, carrier 
transport in the extremely scaled device is quasi-ballistic.  The drive current of a 
device operating in quasi-ballistic regime is limited by the thermal injection velocity 
[45, 46], instead of the saturation velocity which determines the performance of a 






DSAT OX G inj GS TH
c
r






                                     (1-8) 
where COX is the gate oxide capacitance, WG is the gate width, rc is the backscattering 
coefficient which is a measure of the number of carriers that backscatter to the source, 
VGS is the gate voltage, and VTH is the threshold voltage, and υinj is the thermal 
injection velocity.  For extremely scaled devices operating in full ballistic regime, rc is 
equal to zero.  The υinj was experimentally found to be proportional to low field 
mobility [47, 48].  Higher low field mobility leads to higher injection velocity which 
in turn results in higher drive current.  Therefore, high mobility channel material is 
desirable to further improve the device performance.  Ultimately, exploring new 
channel material with high carrier mobility to replace Si is deemed as a long term 
solution to continue Moore’s law to sub-10 nm regime.   
Germanium (Ge) is one of the most promising channel materials to replace Si 
in future low power and high performance CMOS applications, as it has very high 
carrier mobilities, especially hole mobility.  Table 1.1 compares material 
characteristics of potential channel materials for future CMOS applications, showing  
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Table 1.1.  Material characteristics of potential channel materials for future CMOS 
applications [49].  
 
  Si   Ge  InP   GaAs    InAs  InSb 
Band gap (eV) 1.11 0.67 1.34 1.43 0.354 0.17 
Breakdown field 
(MV/cm) 
0.3 0.1 0.5 0.06 0.04 0.001 
Electron mobility 
(cm2/V∙s) 
1350 3900 5400 8500 40000 77000 
Hole mobility 
(cm2/V∙s) 
480 1900 200 400 500 850 
Thermal conductivity 
(W/cm∙K) 
1.3 0.58 0.68 0.55 0.27 0.18 
Lattice constant (Å) 5.43 5.66 5.87 5.65 6.06 6.48 
 
that Ge has very high electron mobility and the highest hole mobility among all group 
IV and III-V semiconductor materials.   
1.1.3.2. Gate Stack for Ge MOSFETs 
Achieving good high-κ/Ge gate stack with low interface charge density Dit and 
relatively low equivalent oxide thickness (EOT) is essential to fabricate high 
performance Ge MOSFETs.  Direct deposition of high-κ dielectric on Ge without any 
intentionally formed interfacial layer normally results in high gate leakage current as 
well as high hysteresis [50], due to high interface defect density [51].  Ge surface 
passivation with ultra-thin (a few monolayer) Si or SiO2/Si, Ge dioxide (GeO2), Ge 
oxynitride (GeON), and surface treatments using chemistries, such as ammonium 
sulphide ((NH4)2S, phosphine PH3, have been investigated on MOS capacitors and 
transistors.  High performance Ge planar p-FETs fabricated using various passivation 
techniques were reported in the literature.  For example, R. Zhang et. al. demonstrated 
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GeO2 passivated long channel Ge p-FETs with low field mobility up to 526 cm2/V∙s 
[52].  J. Mitard et. al. of IMEC reported high performance sub-100 nm Ge p-FETs 
with high on-state current and hole mobility of more than 200 cm2/V∙s [53].  R. 
Pillarisetty et. al. of Intel demonstrated short channel strained Ge p-FETs with hole 
mobility of ~770 cm2/V∙s at an inversion hole density of 5×1012 cm-2 (three times 
higher than the state of the art strained Si devices) [54].   Si passivation was used in 
the last two studies.    
Comparing with Ge p-FETs, the gate stack of Ge n-FETs is not well 
developed yet.  The larger interface charge density DIT near the conduction band edge 
poses great challenges to the fabrication of high performance Ge n-FETs. The drive 
current achieve by the Ge n-FETs is lower than those reported by n-FETs with other 
high mobility channel materials such as InGaAs [55-57], which is partially due to the 
poor interface quality.  Novel surface passivation technique reported recently, such as 
high pressure oxidation of Ge [58] and plasma post oxidation [59], could possibly 
enhance the performance of Ge n-FETs.  
1.1.3.3. Other Challenges of Ge Devices 
Besides gate stack engineering, there are some other process challenges faced 
by Ge devices, including doping of S/D and reduction of leakage current.  
P-type doping of Ge is not an issue, as active boron (B) concentration by B ion 
implantation with preamorphization of Ge and anneal could reach up to 5.7×1020 cm-3 
which is good enough for S/D applications. N-type doping for Ge, on the other hand, 
faces great challenges, as normal n-type dopants (such as arsenic and phosphorus) can 
only reach active doping concentrations of 2×1019 cm-3 to 5×1019 cm-3 [60].  Solid 
phase diffusion, gas phase doping [55], spin-on dopant [61], in-situ n+ doping [62], 
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and ion co-implantation [63] (such as antimony and phosphorus together) were 
proposed recently to achieve high active n-type concentration in Ge.    
Another challenge of Ge devices is the high leakage current, which is for both 
p-FETs and n-FETs.  The leakage current in Ge device is contributed by Shockley-
Read-Hall recombination (SRH), trap assisted tunneling (TAT), and band to band 
tunneling (BTBT) [64], among which BTBT contribute a significant portion of the 
leakage current.  The large BTBT is due to the small bandgap of Ge.  The solution 
suggested to reduce the leakage current is to use lower supply voltage for the devices 
[64].  
1.1.3.4. Germanium Multiple-Gate Field-Effect Transistors 
As the dimensions of MOSFETs are continuously scaled down, the control of 
the channel potential and current flow by the gate electrode is reduced due to the close 
proximity between the source and the drain.  Although reducing junction depth, 
thinning gate oxide thickness, and increasing channel doping concentration could 
reduce SCE, practical limits on tuning these parameters makes it almost impossible to 
scale the MOSFETs to sub-20 nm using the conventional bulk planar transistor 
structure.  Multiple-gate device structures were proposed and demonstrated to help 
improve gate electrostatic control in ultra-scaled MOSFETs, as the additional gates 
provide better control of channel potential [65-67].  Starting from 22 nm technology 
node, Si channel multiple-gate field-effect transistors (MuGFETs) or FinFETs have 
been used for high volume CMOS production.   
As discussed earlier in Sub-section 1.1.3.1, Ge is a promising alternative 
channel material for future CMOS application.  High mobility Ge channel FET with 
multiple-gate structures could be adopted to achieve high drive current and good short 
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channel control at sub-20 nm technology nodes.  Besides forming high quality gate 
stack, a few other technical challenges would need to be addressed specially for Ge 
MuGFET fabrication.  
For Ge MuGFET or FinFET fabrication, two substrate options are available, 
namely Ge on bulk Si substrate and Ge on insulator (GeOI) substrate.  The earlier 
option is probably cheaper, as compare with the latter, due to simpler substrate 
manufacture processes.  However, few bulk Ge MuGFETs were reported in the 
literature so far due to a few technical challenges, such as forming high quality Ge 
fins on Ge on Si substrate.  G. Wang et. al. of IMEC demonstrated Ge growth in 
narrow shallow trench isolation (STI) on Si substrate recently [68].  Laser anneal was 
shown by them to improve the Ge crystalline quality.  The Ge fins obtained by such 
technique could potentially be used for bulk Ge FinFET fabrications, although there is 
no device demonstration yet.  Most publications on Ge MuGFETs are fabricated on 
germanium on insulator substrates, as the process to fabricate devices on GeOI 
substrate is simpler.  In addition, employment of GeOI substrate also eliminates any 
drain to body leakage current.  GeOI substrate is a good vehicle to test various process 
modules.  
Another challenge to fabricate high performance MuGFETs is to control S/D 
series resistance, as the employment of narrow fins for short channel control could 
result in large S/D series resistance.  Different approaches were used to reduce the 
series resistance for Si FinFETs, including Schottky barrier (SB) metal S/D and 
epitaxially grown raised S/D.  The former is to make use of the low resistance of 
metal [69], while the latter is to increase the contact area of S/D regions [70].  Neither 
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of these two techniques was realized on Ge MuGFETs on GeOI substrate yet at the 
time when this thesis work was written.   
P-channel Ge MuGFETs or nanowire FETs were fabricated by a few research 
groups by both bottom-up [71-73] and top-down [74-80] approaches in the past a few 
years.  However, compared with the very well established and highly manufacturable 
Si FinFET/MuGFET fabrication process, the process development of Ge MuGFETs 
requires more efforts.  There is a strong need to further advance the state of the art Ge 
MuGFET technology.    
1.2 Thesis Outline and Original Contributions 
Aiming to solve some of the near term and long term challenges faced by 
CMOS scaling, this thesis work develops several exploratory technology options to 
engineering different components of transistors, and the main technical contents 
discussed are documented in four chapters, i.e. Chapter 2 to 5.  The technical topic 
covered in each chapter is illustrated in Fig. 1.5.  
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In Chapter 2 of this thesis, new development work for the DLC liner stressor 
technology is performed.  Taurus process simulation is conducted first to investigate 
the effect of the SiO2 layer used in previous DLC technology.  Raman spectroscopy 
and electrical characterization of DLC films developed under different process 
conditions is performed in order to get DLC film with high intrinsic stress and high 
electrical resistivity for direct integration on p-FETs.  Direct deposition of the DLC 
liner stressor is realized for the first time on short channel planar p-FETs and more 
advanced Si nanowire p-FETs in this Chapter.  Electrical characterization is 
performed to investigate the performance enhancement due to DLC liner stressor.  
DLC thickness effect on performance enhancement is discussed.  
In Chapter 3, gate dielectric reliability, i.e. NBTI, of strained p-FETs with 
DLC liner stressor is investigated using an improved ultra fast measurement method 
(UFM) for the first time.  Detailed UFM measurement setup is discussed.  NBTI data 
collected by conventional DC measurement and UFM technique are compared.  NBTI 
behaviors of p-FETs with different levels of channel strain are investigated.  Recovery 
behavior of drain current and transconductance, as well as gate length dependence of 
NBTI, are also discussed.  Device lifetime is projected.   
In Chapter 4, we move on from strain engineering of Si devices to explore 
more advanced devices with Ge as channel material for possible future CMOS 
applications.  High performance omega-gate (Ω-gate) Ge MuGFETs with low 
temperature disilane (Si2H6) passivated channel, high-κ/metal gate stack, and self-
aligned metallic SB nickel germanide (NiGe) S/D are fabricated on GeOI substrate.  
Detailed Si CMOS compatible fabrication process is discussed in this Chapter.  The 
effects of fin/channel doping and backside interface charge of GeOI substrate on the 
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electrical characteristics of Ge MuGFETs are investigated.  Low temperature 
characterization of Ge MuGFETs is performed.  Device scaling behaviour is also 
reported.  The device performance achieved in this work is compared with the data in 
the literature.  
Performance of Ge MuGFETs with raised S/D (RSD) is explored in Chapter 5.  
Process optimization and material characterization for selective epitaxial growth of 
boron doped Ge (Ge:B) RSD on patterned GeOI substrates is first performed.  
Integration of RSD into Ge MuGFETs is then demonstrated.  Electrical results of Ge 
MuGFETs with RSD are documented in this Chapter.  First NBTI investigation of Ge 
MuGFETs with RSD is also conducted.  
The thesis ends with an overall conclusion and possible future research 
directions in Chapter 6. 
  




A New Diamond-like Carbon (DLC) 
Ultra-High Stress Liner Technology 
for Direct Deposition on P-Channel 
Field-Effect Transistors 
2.1. Background 
Liner stressor or contact etch stop layer (CESL) technology is an effective 
engineering technique to induce strain in p-FETs for drive current improvement [3, 6-
14, 81].  Silicon Nitride (SiN) and Diamond-Like Carbon (DLC) stress liners were 
demonstrated for mobility enhancement of metal-oxide-semiconductor field-effect 
transistors (MOSFETs) in previous studies [3, 6-14, 20-22, 81-83].  SiN is the most 
commonly used liner stressor reported in the literature, and has been employed in 
CMOS production for transistor performance enhancement since the 90-nm 
technology node [3, 81].  The commonly reported compressive stress in SiN liner to 
enhance p-FETs so far is in the range of 1 to 3.5 GPa [6, 8-11, 13, 14]. 
Due to the aggressive gate pitch reduction (illustrated in Fig. 2.1) in CMOS 
scaling, the effective channel stress induced by the current SiN stress liner decreases 
[8, 20], making the SiN liner technology less effective in boosting device 
performance. Therefore, there is a strong need to develop a new liner stressor with 
higher intrinsic stress to maintain a certain level of channel stress for future CMOS 
applications.   
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Fig. 2.1. Stacked MOSFETs with gate spacing LGSP of (a) 80 nm, and (b) 40 nm, 
demonstrating gate spacing (or pitch, pitch = gate spacing + gate length) scaling.  
Gate length LG, spacer width WSP, and SiN liner thickness TSiN are kept the same as 15 
nm, 5 nm, and 30 nm, when scaling the pitch. 
 
 
DLC liner stressor technology was first developed by Tan et. al. [20] in 2007 
to address the scaling challenges faced by the SiN liner technology.  DLC is well 
known for its high hardness, resistivity, wear resistance, and chemical inertness.  It 
has been widely used in hard disk industry as protective overcoats [84-87].  
Depending on the deposition condition, DLC film could have a much higher intrinsic 
compressive stress (~5 GPa to ~7 GPa) than the conventional SiN (≤ 3.5 GPa).  DLC 
liner can induce high levels of stress in transistor channels.  DLC has been 
demonstrated as a high-stress liner on Si p-channel MOSFETs with various device 
structures, including planar, SOI, and multi-gate MOSFETs [20, 21, 82, 83].  DLC 
has also been combined with other stressors such as silicon germanium (SiGe) source 
and drain (S/D) stressors [22].   
However, at the initial stage of development for the DLC liner technology, a 
silicon dioxide (SiO2) liner was inserted between DLC liner and the underlying p-FET 
for possible improvement of adhesion [83], as shown by the transmission electron 
microscopy (TEM) image in Fig. 2.2.  The SiO2 liner increases the total thickness of 
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the liner layer, but hardly contributes any stress to the channel region.  This 
compromises the scalability and process simplicity of DLC technology, and may also 
reduce the channel stress induced by the DLC liner, especially when the SiO2 layer is 
too thick.   
In this work, the first demonstration of the direct deposition of DLC high 
stress liner on advanced nano-scale p-FETs, including nanowire p-FETs, for 
performance enhancement is reported.  Table 2.1 highlights reports of SiN and DLC 
liner stressors in the literature and the important contributions of this thesis work.  
Stress simulation is conducted to study scaling behaviour of different liner stressors, 
and the results demonstrate that there is a need to eliminate the SiO2 liner for 
increased stress effects.  Process development of direct DLC deposition technique will 
be discussed in this Chapter.  The performance enhancement brought by the improved 
DLC liner technology for planar Si p-FETs and advanced nanowire p-FETs will be 
investigated and reported.   
 
Fig. 2.2. TEM image of a SOI p-FET with SiO2 liner + DLC stress liner, taken from 
previous work [83].  A SiO2 layer was used between the transistor and DLC film for 
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Table 2.1.  Comparison between typical SiN and DLC works in the literature and the 






Device Structure Organization 
Ref. [6] SiN -2.0 Planar p-FETs Fujitsu 
Ref. [9] SiN -3.0 
Planar p-FETs with 
SiGe S/D 
AMD and IBM 
Ref. [10] SiN -2.0 
Planar p-FETs with 
SiGe S/D 
SONY 
Ref. [11] SiN -1.4 Double-Gate FinFETs 
University of Florida 
and SEMATECH 
Ref. [13] SiN -3.5 SOI p-FETs 
IBM and 
GLOBALFOUNDRIES 
Ref. [14] SiN -2.4 
Planar p-FETs with 
SiGe S/D 
Applied Materials and 
IMEC 
Ref. [20] DLC/SiO2 -6.5 SOI p-FETs NUS 
Ref. [21] DLC/SiO2 -6.0 Tri-gate FinFETs NUS 
Ref. [22] DLC/SiO2 -5.0 






Planar p-FETs (First 
Demonstration of p-
FETs with directly 





Nanowire p-FETs with 
DSS S/D (World First 
Nanowire p-FETs with 
DLC Liner Stressor) 
NUS 
 
2.2. Simulation of Nanoscale FETs with Different Liner Stressors 
In this Section, stress simulations were conducted using Taurus TSUPREM-4 
to study scaling behaviors of different stress liners.  The absence or presence of a SiO2  
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layer below the high stress liner layer is investigated.  Instead of single MOSFET 
structure, stacked devices shown in Fig. 2.1 are used in the simulation study.  The 
stacked device structure is closer to device layout designs typically found in logic 
circuits.  The stress component in the current flow direction, i.e. along x direction, is 
the stress component of interest, because this stress component is mainly responsible 
for hole mobility and drain current enhancement for transistors with stress liner.  The 
stress along the current flow direction here after will be referred to as “Sxx”.  As the 
stress induced by liner stressor could approximately be considered as uniaxial stress, 
the stress or strain mentioned hereafter in this thesis is along the longitudinal direction 
unless otherwise stated. 
For stress simulation, the Si bulk region of the device was assumed to be rigid 
body.  The anisotropic elastic model was used for the Si substrate.  All ambient 
interfaces are considered as free surfaces, while the reflective surfaces at the sides of 
the domain are considered as fixed.  There is no slippage at an interface between 
materials [88].   
Fig. 2.1 shows stacked MOSFET structure with a gate spacing LGSP of (a) 80 
nm, and (b) 40 nm, illustrating reduction of LGSP.  Gate pitch LPITCH is defined as the 
sum of LGSP and gate length LG.  LG and spacer width WSP, are kept the same as 15 nm 
and 5 nm, respectively, when scaling the pitch.  For a WSP of 5 nm and a liner stressor 
thickness TLiner of 30 nm, the liner starts to completely fill the space between the gates 
when LGSP is scaled down to 70 nm and below.   
Fig. 2.3 shows simulated average channel stress along the channel direction 
induced by 20 nm SiN (gray circles), 30 nm SiN (open squares), and 20 nm DLC (red 
triangles) versus gate spacing LGSP.  The intrinsic stress of SiN is assumed to be 3 GPa 
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which is a common stress value reported for SiN liner. The intrinsic stress of DLC is 
6 GPa which can be easily achieved for DLC films.  The Young’s Modulus and 
Poisson Ratio of DLC were assumed to be 760 GPa and 0.20, respectively [89].  The 
Young’s Modulus and Poisson Ratio of SiN were assumed to be 192 GPa and 0.30, 
respectively [88].  The stress shown in Fig. 2.3 is the average of stress values taken 3 
nm below top Si surface along the gate (15 nm) of the transistor in the middle of the 
MOSFET stack in Fig. 2.1.  For SiN liners with the thicknesses of 20 nm and 30 nm, 
it can be clearly observed that channel stress starts to decrease when the gate space is 
completely filled by the stress liner.  The advantage of a thicker SiN liner starts to 
vanish once the gate space is completely filled, and the channel stress becomes 
smaller as the gate pitch further reduces.  Therefore, a new liner stressor with higher 
intrinsic stress which is capable of maintaining or even scaling up the compressive 
stress in the Si channel while scaling down LGSP is desirable.   































 20 nm SiN
 30 nm SiN
 20 nm DLC
 
Fig. 2.3.  Simulated average channel stress (Sxx) caused by 20 nm SiN (grey circles), 
30 nm SiN (open squares), and 20 nm DLC (red triangles) for different gate spacing.  
The intrinsic stresses for SiN and DLC liner stressors are 3 GPa and 6 GPa, 
respectively. 
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Fig. 2.4.  Average channel stress for 20 nm-DLC strained devices with different SiO2 
liner thicknesses.  Channel stress decreases as SiO2 liner thickness increases. 
 
It could be observed from Fig. 2.3 that a thinner DLC liner of 20 nm can 
achieve higher channel stress even than a thicker SiN of 30 nm does.  DLC liner 
stressor with 6 GPa stress could help maintain large channel stress even the gate space 
is fully filled by the liner, showing that DLC has better scalability than SiN and could 
be a good strain engineering candidate for future technology nodes where LGSP and 
LPITCH will be extremely small.   
Next, the effect of SiO2 liner thickness is examined by simulation.  Fig. 2.4 
shows the average channel stress for devices with 20 nm DLC and LGSP of 80 nm, but 
different SiO2 liner thicknesses.  The average channel stress induced by a 20 nm DLC 
liner decreases as the SiO2 liner thickness increases.  This is expected as a thicker 
SiO2 moves the DLC liner further away from channel and reduces the mechanical 
stress coupling.  The simulation results in the current work are consistent with 
experimental results in Ref. [23] by C.-S. Lu et. al.  The performance enhancements 
due to the same SiN stress liner appears to decrease if a HfO2 “buffer” layer is 







































































































































Fig. 2.5.  Simulated 2D Sxx stress profiles of devices with (a) 20 nm SiN, (b) 20 nm 
DLC + 10 nm SiO2, and (c) 20 nm DLC.  LGSP is 80 nm.  The rectangles on the left of 
each figure indicate the location where the stresses are extracted.   
 
(a) 20 nm SiN 
SiN 
(b) 20 nm DLC +  
10 nm SiO2 
DLC SiO2 
(c) 20 nm DLC 
DLC 
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inserted between the SiN liner and underlying transistor [23], indicating the “buffer” 
degrades the stress in the channel.  
Fig. 2.5 shows two dimensional (2D) Sxx profiles of three transistors with (a) 
20 nm SiN, (b) 20 nm DLC + 10 nm SiO2, and (c) 20 nm DLC.  The transistor with 
only 20 nm DLC has the largest channel stress among the three transistor structures.  
The one with 20 nm DLC + 10 nm SiO2 has the smallest stress, even lower than that 
with SiN liner, despite DLC having a much larger intrinsic stress as compared with  
SiN liner.  From Fig. 2.4 and Fig. 2.5, it can be concluded that the 10 nm SiO2 layer 
reduces the channel stress induced by the same DLC liner stressor, and the existence 
of SiO2 layer makes DLC technology less effective.  Therefore, it is desirable to 
eliminate the SiO2 liner to achieve the maximum channel stress for a given stress liner 
and better scalability.  This is the motivation of this work. 
2.3. Characterization of Diamond-Like Carbon 
DLC characterization will be reported in this Section.  The DLC films used in 
this work are deposited using a Filtered Cathodic Vacuum Arc (FCVA) system [86, 
87, 90].  Carbon film deposited by FCVA system is amorphous carbon containing 
high sp3 content.  Fig. 2.6 shows a simplified schematic of a FCVA system.  In the 
FCVA, the carbon ions are generated through vacuum arc discharge between the 
cathode (pure graphite source) and the anode.  An electric-magnetic-field is generated 
along the torus duct.  This tool design can effectively filter out unwanted 
macroparticles and neutral atoms, only allowing carbon plasma to go through the duct 
to the substrate [90].  The energies of carbon ions used for DLC deposition can affect 
the DLC film characteristics and can be adjusted by the substrate bias.   
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DLC deposition rates were first calibrated against different deposition 
conditions, such as currents and substrate biases.  Fig. 2.7 (a) shows the dependence 
of deposition rate on arc current.  The deposition rate was found to be highly 
dependent on the arc current.  This is expected, as the arc current controls the carbon 
flux density generated at the source.  The higher the arc current, the larger the carbon 
flux density.  Fig. 2.7 (b) shows the effect of substrate bias on DLC deposition rate. 
The deposition rate has little dependence on the substrate bias, which is consistent 
with data reported in the literature [86].  This is because that the substrate bias hardly 
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                                         (a)                                                             (b) 
Fig. 2.7. Deposition rate of FCVA machine is plotted against (a) arc current and (b) 
substrate bias.  
 
In order to directly deposit DLC film onto Si transistors, highly insulating 
DLC film is needed to avoid any possible leakage path in DLC film.  Conductive 
DLC film leads to gate to source/drain (S/D) leakage, as the film covers gate and S/D 
at the same time.  The substrate bias during DLC deposition changes the carbon ion 
energy and has strong impact on the properties of DLC deposited by FCVA system, 
such as sp3 content, and stress, etc.  In this work, DLC films were deposited on bulk 
Si substrates using FCVA system at different substrate biases to investigate the impact 
of the substrate bias on DLC characteristics.  The thickness of the films is ~25 to ~30 
nm.  The DLC films were characterized using electrical measurement and ultraviolet 
UV Raman Spectroscopy at a wavelength of 325 nm.   
 
 



























Fig. 2.8. UV (325 nm) excited Raman spectra of DLC films formed using different 
substrate biases.  Referring to curves from bottom to top, the G peak position shifts to 
right, indicating an increase in sp3 content. 
 
 
A higher sp3 content in DLC generally gives a more insulating film (lower 
conductivity) and higher intrinsic stress.  DLC films with high sp3 content show two 
peaks in their UV Raman spectra, a very weak peak at ~1060 cm-1 (referred to as “T” 
peak) [91], and a more visible one at ~1600 cm-1 (referred to as “G” peak) (Fig. 2.8), 
having intensities ITP and IGP, respectively.  The G peak is due to bond stretching of 
sp2 atoms, while the T peak, which is only visible in UV Raman spectra, is due to the 
C-C sp3 vibrations [91].  The peak observed at ~980 cm-1 in Fig. 2.8 is due to the 
second order phonon scattering from the Si substrate.   
It has been empirically demonstrated that sp3 content in DLC films is related 
to the position of G peak, as well as ITP/IGP [some publications used ITP/(ITP+IGP)] .  A  
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                                      (a)                                                                 (b) 
Fig. 2.9. (a) G peak position and (b) ITP/IGP of the ultraviolet Raman microscopy as a 
function of sp3.  Fig. 2.9 (a) is extracted from Ref. [92], [93-95], and Fig. 2.9 (b) is 
extracted from Ref. [91, 92].   
G peak position further to the right and a higher ITP/IGP generally leads to higher sp3 
content [91, 92, 96], as indicated by Fig. 2.9 (a) and (b) extracted from [91, 92], [93-
95].   
Fig. 2.10 (a) shows the G peak position versus substrate bias plots obtained in 
this work.  It is observed that the substrate bias Vsub of 95 V has the right-most G peak 
position, possibly indicating the highest sp3 content and resistance.  Fig. 2.10 (b) 
shows ITP/IGP versus substrate bias, showing the substrate biases of 95 V and 105 V 
lead to very similar and the highest ITP/IGP.  Based on the results in Fig. 2.10 (a) and 
(b), the substrate biases of 95 V and 105 V may lead to the highest sp3 content in DLC.  
It must be pointed out that the T peak intensity may be contaminated by the large Si 
peak at ~980 cm-1, so there may be some inaccuracy in the ITP/IGP ratios.  Further 
analysis need to be performed to confirm the conclusion that a substrate bias Vsub of 
95 V leads to the highest sp3 content and highest resistance. 
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                                      (a)                                                                  (b) 
Fig. 2.10. (a) G peak position and (b) ITP/IGP versus substrate bias, obtained in this 
work.  For the substrate bias of 95 V, the right-most G peak position was obtained, 
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Fig. 2.11. Current versus voltage characteristics of DLC films deposited using 
different Vsub.  The current-voltage data were obtained by placing two probes spaced 
~100 µm apart.  
 
Electrical characterization was performed on the blanket DLC films deposited 
on Si samples which have similar size to further verify that the Vsub of 95 V leads to 
the highest resistance.  Sheet resistance measurement was performed, but did not get 
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any meaningfully data, as sheet resistance of DLC film is too large.  The samples 
were characterized by a semiconductor analyser which has a much higher resolution.  
Two probes were landed on DLC film to measure the current versus voltage 
characteristics of the DLC films using the semiconductor analyser.  The distance 
between the two probes is approximately 100 µm and is maintained the same across 
all DLC samples in order to fairly compare the resistance of all samples.  Fig. 2.11 
shows the current-voltage plots for DLC films deposited under different Vsub, 
demonstrating that the Vsub of 95 V leads to the highest resistance.  Therefore, the Vsub 
of 95 V was selected for device integration.  
Besides high resistivity, another important factor affects the direct realization 
of DLC on transistors is adhesion between DLC and parts of transistor.  It was found 
in this work that surface cleanliness of the sample has a large impact on adhesion of 
DLC on devices.  Therefore, strict measures of wafer cleaning, drying, and transfer to 
vacuum chamber of FCVA system were adopted to achieve better adhesion between 
DLC liner and the underlying p-FETs.   
2.4. Integration of DLC on Si Planar p-FETs for Performance Enhancement 
2.4.1 Device Fabrication 
P-FETs used in this study were fabricated on eight-inch bulk Si substrates.  
Schematics of p-FETs studied here are shown in Fig. 2.12 (a) - (c).  After forming the 
gate stack comprising pre-doped poly-Si on ~2.6 nm thermal silicon oxide (SiO2), 
source/drain (S/D) extension implant was performed.  SiN spacers were then formed 
with a SiO2 spacer liner, followed by deep S/D implant.  Ni (~5 nm) was deposited by 
sputtering and annealed in a Rapid Thermal Processing (RTP) system to form ~11.5  




Fig. 2.12. Device cross-sections of (a) unstrained control p-FET, (b) p-FET with ~33 
nm DLC liner, and (c) p-FET with ~26 nm DLC liner. 
 
nm NiSi on S/D and poly Si gate.  This finished the fabrication of the control device, 
as shown in Fig. 2.12 (a). For strained p-FETs shown in Fig. 2.12 (b) and (c), S/D 
contact pads was patterned with photoresist (PR) while the rest areas are exposed, 
followed by direct DLC deposition with a substrate bias of 95 V onto the devices.  
DLC deposition conditions were optimized in consideration of intrinsic stress, 
resistivity, and adhesion, as discussed earlier.  Lift-off process was performed lastly to 
expose the contact area for electrical characterization. DLC thicknesses of ~33 nm 
[Fig. 2.12 (b)] and ~26 nm [Fig. 2.12 (c)] were used to study the DLC thickness effect 
on electrical performance of p-FETs.  DLC having ~5 GPa intrinsic compressive 
stress was adopted in this work.  Strict measures of wafer cleaning was adopted for 
better adhesion between DLC liner and the underlying p-FETs.  The sample was 
quickly loaded into the FCVA chamber as soon as it was cleaned.   
Fig. 2.13 (a) shows a transmission electron microscopy (TEM) image of a p-
FET (LG = ~85 nm) with a ~33 nm thick DLC liner directly deposited on top.  Good 
adhesion between the DLC liner and the p-FET was observed.  Fig. 2.13 (b) shows a 
high resolution TEM (HRTEM) of S/D region with DLC directly on top of NiSi/Si 
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stack.  Devices with gate length LG of 85 nm to 150 nm were fabricated and 
characterized.                  
          
                                            (a)                                                                (b) 
Fig. 2.13. (a) TEM image of a p-FET with ~33 nm DLC liner.  DLC liner is directly 
deposited on the p-FET without a SiO2 liner.  Good adhesion is observed.  (b) 
HRTEM of DLC on NiSi/Si of the S/D region.  
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Fig. 2.14. IOFF versus ION for p-FETs with different DLC liner thicknesses and control 
p-FET. P-FETs with DLC liner of ~33 nm and ~26 nm have 39 % and 16 % higher 
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2.4.2 Results and Discussion 
Fig. 2.14 compares the off-state current IOFF versus on-state current ION 
characteristics of p-FETs without DLC liner and with DLC liners having various 
thicknesses.  ION is taken at gate voltage VGS = -1.1 V and drain voltage VDS = -1 V, 
and IOFF is taken at VGS = -0.1 V and VDS = -1 V.  Direct deposition of DLC liner with 
a thickness of ~33 nm and ~26 nm gives rise to 39 % and 16 % ION enhancement at a 
fixed IOFF of 1×10-7 A/µm, respectively, as compared with the unstrained control p-
FETs.   
The on-state current enhancement achieved is a result of mobility increment.  
The longitudinal uniaxial compressive stress in the channel leads to valence sub-
bands warping, splitting, and up-shifting of light hole band.  The curvature 
modulation due to stress results in smaller effective hole mass along the channel  
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Fig. 2.15. |IDS| versus VDS plots for unstrained p-FET and strained p-FETs with 26 nm 
and 33 nm DLC liner.  P-FETs with ~33 nm DLC liner and ~26 nm DLC liner show 
43 % and 19 % higher Ion, respectively, than a control at a gate overdrive of -1 V.  
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direction, leading to higher carrier mobility.  In addition, the separation between the 
light hold and heavy hole sub-bands reduces inter-sub-band scattering, further 
contribute to carrier mobility enhancement. 
Drain current |IDS|-VDS characteristics in Fig. 2.15 demonstrates that the p-FET 
with ~33 nm DLC liner has a 43 % drain current enhancement for over the control p-
FET at VDS = -1 V and gate over drive VGS - threshold voltage VTH of -1 V.  The p-
FET with ~26 nm DLC shows a 19 % saturation drain current improvement.  Fig. 
2.16 (a) shows that at VDS = -50 mV and VGS = -1 V, the linear drain current 
enhancement is 70 % and 36 % for p-FETs with a DLC liner thickness of ~33 nm and 
~26 nm.  Fig. 2.16 (b) compares the transconductance GM of strained and unstrained 
p-FETs.  A peak transconductance enhancement of ~90 % was observed on p-FET 
with ~33 nm DLC liner, indicating substantial hole carrier mobility enhancement.   
The experimental results that a thicker DLC liner stressor leads to higher 
performance enhancement.  This is consistent with theoretical predication.  The  
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                                  (a)                                                                       (b) 
Fig. 2.16. (a) |IDS| versus VGS for different p-FETs at VDS = -50 mV.  P-FETs with 
DLC liner of ~33 nm and ~26 nm have 70 % and 36 % higher IDS than control p-FET, 
respectively.  (b) Peak transconductance increases by 40 % and 90 % for p-FETs with 
~26 nm and ~33 nm DLC liners, respectively, as compared with control. 
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change of the carrier mobility caused by strain in a transistor channel can simply be 
expressed as: 
     ,







                                             (2-1) 
where μ is carrier mobility, ∆μ is mobility change due to strain effect, the subscripts  ⃦ 
and ⊥ refer to the directions parallel (longitudinal) and perpendicular (transverse), 
respectively, to the direction of the current flow in the MOSFETs, σ|| and σ⊥ are the 
longitudinal and transverse stresses, respectively, π|| and π⊥ are the piezoresistance 
coefficients for the two directions, respectively [3].  Strain in a transistor channel 
induced by a high stress liner is considered as uniaxial strain, so longitudinal strain is 
mainly responsible for the carrier mobility enhancement.  Larger strain in the 
longitudinal direction could lead to a higher carrier mobility enhancement.  In this 
work, the channel strain induced by the 33 nm DLC liner is believed to be higher, as 
compared with that due to the 26 nm DLC. Therefore, it is expected that the thicker 
DLC liner stressor leads to higher performance enhancement.  
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                                 (a)                                                                     (b) 
Fig. 2.17.  (a) VTH,sat versus gate length LG and (b) VTH,lin versus LG, showing that 
higher strain leads to smaller VTH,sat, as well as VTH,lin.  The error bar is the standard 
derivation.  Larger channel strain results in smaller threshold voltage. 
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Fig. 2.17 (a) compares saturation threshold voltage VTH,sat of p-FETs with and 
without DLC liner.  VTH,sat is taken as the VGS where |IDS| = 100 nA×WG/LG, where WG 
is the gate width.  It can be observed that a thicker DLC liner, presumably giving a 
higher channel stress, generally gives a smaller VTH,sat.  Similarly, Fig. 2.17 (b) shows 
that a higher channel stress results in smaller linear threshold voltage VTH,lin.  The 
decrease of VTH of strained p-FETs with DLC liner stressor is mainly due to band gap 
narrowing of Si caused by strain in the channel [15].  The threshold voltage of a long 
channel transistor can be simply expressed as: 





                                        (2-2)                        





                                           (2-3)                           
where ΦM is metal work function, χ′ is the modified electron affinity (electron affinity 
difference between channel material and oxide), EG is semiconductor band gap, ϕfn is 
bulk pontential, ψS is surface potential, QDEP is depletion charge, and QOX is oxide 
charge.  ΦMS is a function of semiconductor bandgap.  Any change in Si band gap due 
to strain will lead to change in ΦMS and VTH.  
Fig. 2.18 demonstrates that there is no significant difference in drain induced 
barrier lowering (DIBL) among the strained and unstrained p-FETs.  The DLC liner 
stressor does not affect the short channel characteristics.   
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Fig. 2.18.  DIBL versus gate length for p-FETs with and without DLC liner.   
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Fig. 2.19.  RTOTAL versus gate length LG plots for the three splits.  Devices with 33 nm 
DLC liner have the smallest RTOTAL among the three splits.  
 
Fig. 2.19 shows total resistance RTOTAL versus LG characteristics for the three 
different splits.  RTOTAL is calculated as VDS divided by IDS, where VDS = -0.05 V.  The 
lines shown in this figure are the best fit lines.  IDS was taken at VGS = -2.0 V at which 
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the devices are at strong inversion.  Devices with 33 nm DLC liner have the smallest 








                                             (2-4) 
where µ is carrier mobility, W is the gate width, and QINV is the inversion charge 
density.  From this equation, it can be concluded that the smaller 
dRTOTAL
dL
 is, the larger 
the mobility is.  From Fig. 2.19, p-FETs with ~26 nm and ~33 nm DLC show smaller 
dRTOTAL
dL
 as compared with the control p-FETs, demonstrating higher hole mobility.  
Fig. 2.20 shows that at a fixed DIBL of 150 mV/V, the saturation drain current 
taken at a gate overdrive (VGS - VTH,sat) of -1 V is enhanced by 56 % and 25 % for p-
FETs with DLC liner thicknesses of ~33 nm and ~26 nm, respectively.  This further 
demonstrates that direct deposition of DLC liner onto Si p-FETs can lead to 
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Fig. 2.20.  At a fixed DIBL of 150 mV/V and VDS of -1 V, DLC liner provides up to 
56 % IDS (taken at VGS-VTH = -1 V) enhancement.  
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significant performance enhancement.  The IDS variations at different DIBL are due to 
Random Dopant Fluctuation (RDF) [98, 99], nanowire linewidth variation, and gate 
length variation (lithography and trimming related).  RDF could primarily cause 
threshold voltage variations, which in turn leads to drive current variations of the 
devices.  The linewidth variation of the Si nanowire, which could be due to 
lithography and nanowire formation related process, could also results in change of 
device drive current, as the effective channel width changes with the linewidth. Lastly, 
variation of gate length could also leads to current variations. 
2.5. Integration of DLC High Stress Liner on Advanced Nanowire p-FETs 
2.5.1 Background 
Nanowire FET enables CMOS device scaling to sub-10 nm gate lengths LG 
[100-109], due to its excellent control of short channel effects (SCE).  Realizing high 
drive current ION in Si nanowire FET requires high channel mobility and reduced 
external series resistance REXT.  REXT reduction using Dopant Segregation Schottky 
(DSS) source/drain (S/D) [110-112] was recently demonstrated for the nanowire 
device structure [113].  However, there is limited work on strain engineering for Si 
nanowire p-FETs [107, 114] , especially on the impact of liner stressor on 
performance.  The integration of Diamond-Like-Carbon (DLC) liner stressor with 
high compressive stress with Si p-FETs for performance enhancement was 
demonstrated [20-22, 82, 83, 115].  The impact of DLC high stress liner on the 
performance of nanowire p-FETs have not been investigated so far. 
In this Section, the first realization of strained Gate-All-Around (GAA) 
nanowire p-FETs with a DLC liner stressor will be reported.  DLC liner stressors of  
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Fig. 2.21. Process flow used to fabricate nanowire p-FETs with DLC liner stressor. 
 
different thicknesses were formed on nanowire p-FETs with DSS S/D.  DLC stressors 
were deposited with the direct deposition technique developed previously.   
2.5.2 Device Fabrication 
The key process to fabricate nanowire p-FETs is shown in Fig. 2.21.  Silicon-
on-insulator wafers were used as starting substrates, on which active patterns with 
sub-100 nm Si lines were formed.  Free-standing or suspended Si nanowires with a 
linewidth of at least 17 nm were formed by thermal oxidation and SiO2 removal 
[116].  SiO2 gate dielectric (~2.6 nm) was formed on the nanowires by thermal 
oxidation, followed by conformal deposition of poly-Si, gate lithography, and dry etch 
to form the gate stack.  Two step ploy Si gate etch process was adopted to remove the 
poly Si under the nanowire outside the gate region.  Table 2.2 shows the two recipes 
used for poly Si gate etch of nanowire p-FETs [117].  The first step (which is also be 
referred to as main gate etch) is standard poly Si gate etch process which is normally  
Nano Wire Oxidation and Release
Gate Stack Formation 
LDD Implant and Spacer Formation
Heavy S/D Implant & Spacer Trimming 
Dopant Segregation Implant & RTA
NiSi Formation
Diamond-Like Carbon (DLC) Liner 
Deposition
DLC lift-off on Contact Regions
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Table 2.2.  Gate etch recipes for poly Si gate etch (main etch for removing poly Si in 
planar region) and poly Si spacer removal etch (over etch step).  The poly Si over etch 
recipe employs HBr and smaller power to achieve a much higher etch selectivity of 
poly Si over thermal oxide. 
 
 
used for planar MOSFETs.  Cl2 and He-O2 were used in the main poly Si gate etch 
recipe.  Once the etch endpoint was detected, the etch process was switches to poly Si 
over etch process which makes use of HBr and He-O2  to get high etch selectivity of 
thermal oxide over poly Si.  The power and pressure of the poly Si over etch recipe 
was also reduce to have larger etch selectivity.  LG ranges from 55 to 115 nm.   
S/D Extension implant (BF2 dose of 1013 cm-2 and energy of 7 keV), silicon 
nitride spacer formation, and heavy S/D implant (BF2 dose of 3×1015  cm-2 and energy 
of 30 keV, and BF2 dose of 1×1015 cm-2 and energy of 15 keV) were done.  The 
spacers were trimmed, followed by dopant segregation implant (BF2 dose of 1×1015 
cm-2 and energy of 7 keV), rapid thermal annealing at 950 °C for 1 s.  4 nm of Ni was 
deposited and silicidation was performed at 450 ºC 30 s.  Excess Ni was removed to 
complete the fabrication of control nanowire p-FETs.   
For the strained nanowire p-FET splits, additional process steps of DLC liner 
stressor deposition and patterning were performed.  DLC thickness tDLC of 20 nm and  
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                                                              (a)                                                                          
   
            (b)                                                                              (c) 
Fig. 2.22. (a) 3D schematic of nanowire p-FET covered with DLC stress liner (violet 
in color).  (b) Images of cross section A along the direction as shown in (a) of 
nanowire p-FET.  (c) Images of cross section B of nanowire p-FET.   
 
40 nm were used.  The DLC deposition was performed using a FCVA system [20-22, 
82, 83, 115].  A substrate bias of 95 V was used to achieve high sp3 content, high film 
stress, and low conductivity for the DLC film, as described earlier.  The intrinsic 
stress of DLC with tDLC of 20 nm was obtained to be ~7 GPa from wafer curvature 
measurement.   
Fig. 2.22 (a) shows 3D schematic of the nanowire p-FET covered with DLC 
stress liner represented by violet color film.  The DLC liner covers everywhere of the 
transistor except for the contact pads.  Fig. 2.22 (b) and (c) are the cross sectional 
DLC on Poly 
Si Gate















Linewidth W Poly Si Gate
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schematics in the longitudinal (cross section A) and transverse (cross section B) 
directions.   
Fig. 2.23 (a) shows a tilted-view Scanning Electron Microscopy (SEM) image 
of a strained p-FET with DLC liner stressor directly deposited on top.  No 
delamination of the high stress DLC liner was observed, indicating good adhesion 
between the DLC liner and underlying nanowire p-FET.  A focused ion beam (FIB) 
cut was performed in the direction perpendicular to the nanowire for TEM analysis. 
Fig. 2.23 (b) shows the cross-sectional TEM image of a p-FET with DLC liner 
stressor having tDLC of 40 nm.   
 
 
Fig. 2.23. (a) Top view SEM image shows a DLC-coated nanowire FET.  A FIB cut 
was performed in a direction perpendicular to the channel or nanowire, as indicated 
by the dashed line, for TEM imaging.  (b) Cross-sectional TEM image shows 
excellent adhesion of DLC liner on the poly-Si gate which surrounds the Si nanowire.  
(c) Analysis of the high resolution TEM (HRTEM) image shows that the nanowire 
has a linewidth W of 17 nm and a perimeter of 110 nm.  The gate oxide thickness is 















   46 
 
The DLC liner adheres very well with the underlying nanowire p-FET.  Fig. 
2.23 (c) shows a high resolution TEM (HRTEM) image of the nanowire.  It is 
rectangular in shape, has a linewidth W of 17 nm and a perimeter P of ~110 nm.  We 
define a parameter termed as the effective diameter DEFF which is the diameter of a 
nanowire with a circular cross section and having a circumference that is equal to the 
perimeter of the rectangular nanowire.  From Fig. 2.23 (c), the nanowire has a DEFF of 
~35 nm.   
2.5.3 Results and Discussion 
Fig. 2.24 (a) and (b) show the cumulative plots of ION of unstrained and 
strained p-FETs with W of 17 and 37 nm, respectively.  ION is defined to be the drain 
current IDS at a gate voltage VGS of -1.2 V and a drain voltage VDS of -1.2 V.   P-FETs 
with DLC liner stressors have larger ION than the control devices.  The DLC liner 
induces a longitudinal compressive stress along the nanowire, enhancing the hole 
mobility.  For W of 17 nm, the median ION values for devices with tDLC of 0, 20 and 40 
nm are 14.8 µA, 17.6 µA, and 19.3 µA, respectively.  A median ION of 19.3 µA for 
tDLC = 40 nm translates to a normalized ION of 1135 µA/µm and 175 µA/µm when 
taken with respect to W and P, respectively.  ION is higher for tDLC = 40 nm than for 
tDLC = 20 nm.  DLC liner stressors enhance ION of devices with W of 37 nm similarly 
[Fig. 2.24 (b)].  Generally, a thicker DLC liner stressor induces a larger compressive 
stress in the channel, leading to a larger enhancement of hole mobility.  This 
observation is consistent with theoretical prediction in Equation 2-1 described in 
Section 2.4.  
The ION enhancement is slightly larger for a smaller W.  This trend is also 
observed in numerical simulations, where the compressive stress in the nanowire 
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increases as W decreases.  S. Mayuzumi et. al. demonstrated experimentally by UV-
Raman spectroscopy characterization that the channel stress induced by the same SiN 
compressive (-2 GPa) stress liner on a transistor with a narrower gate width of 1 μm is 
larger than that with a wider gate width of 10 μm [118].  This is consistent with the 
observation in this work.  The normalized drain current of nanowire p-FETs with a 
linewidth of 17 nm is lower than that of devices with a smaller nanowire dimension 
(diameter = ~12 nm) as shown in Ref. [113].  Similar observations have been reported 
elsewhere [116, 119-121].  It has been proposed that the volume inversion effect is 
responsible for the enhanced normalized ION (with respect to diameter or 
circumference) as nanowire dimension decreases [122].   
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                                         (a)                                                                (b) 
Fig. 2.24. Cumulative plot of ION of nanowire p-FETs with linewidth W of (a) 17 nm 
and (b) 37 nm.  Devices with LG ranging from 55 nm to 115 nm were characterized.  
The DLC liner enhances the ION of nanowire p-FETs, with higher ION enhancement 
for a thicker DLC liner. 
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                                        (a)                                                                 (b) 
Fig. 2.25. Cumulative plots of peak saturation transconductance GMSatMax at VDS = -1.2 
V for strained p-FETs with 40 nm DLC and unstrained control p-FETs with the 
nanowire linewidth W of (a) 17 nm and (b) 37 nm.   
 
 
Fig. 2.25 (a) and (b) demonstrate the peak saturation transconductance 
GMSatMax enhancement induced by 40 nm DLC liner stressor on p-FETs with W of 17 
nm and 37 nm, respectively.  Substantial median GMSatMax enhancement was observed 
for devices with W of 17 nm and 37 nm, indicating hole mobility enhancement caused 
by uniaxial compressive stress in the channel region.  
Fig. 2.26 plots ION versus Drain Induced Barrier Lowering (DIBL) for strained 
and unstrained p-FETs with W of 37 nm.  ION-DIBL plot is another graph to examine 
performance enhancement by DLC liner stressor.  The lines drawn in Fig. 2.26 are 
best fit lines of the data points.  At a fixed DIBL of 100 mV/V,  p-FETs with 40 nm 
DLC and 20 nm DLC show ION enhancement of 22 % and 11 %, respectively, over 
the control devices.  This demonstrates the substantial performance enhancement 
achieved by the DLC liner stressor for a given DIBL.    
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Fig. 2.26.  ION-DIBL plot for strained and unstrained p-FETs with the same nanowire 
linewidth W of 37 nm.  For each device split, a best fit line (solid) is drawn.  Devices 
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Fig. 2.27.  Cumulative plot of DIBL for all three device splits, showing excellent 
match in control of short channel effects.  The median DIBL values for all three 
devices splits are the same. 
 
The distribution plots of DIBL are shown in Fig. 2.27, which are very well-
matched for all splits.  The median DIBL for all three splits are ~80 mV/V.  DIBL is 
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well-controlled due to the gate-all-around device architecture.  Integration of DLC 
liner stressor does not appear to compromise the control of short channel effects or 
introduce much additional device variability (Fig. 2.27).  The main contributors to the 
scatter or spread in ION-DIBL plot are random dopant fluctuation (RDF) [98, 99], LG 
variation, and nanowire linewidth variation due to aggressive linewidth trimming 
processes used.   
 
 
Fig. 2.28 shows IDS-VGS characteristics in log-linear scale.  Devices with and 
without DLC liner show similar DIBL and subthreshold swing SS of ~95 mV/decade, 
further demonstrating that DLC liner stressor does not change device short channel 
characteristics.  Fig. 2.29 (a) plots IDS against VGS - VTH for unstrained p-FET and p-
FETs with tDLC of 20 nm and 40 nm DLC, demonstrating substantial IDS enhancement 
at a fixed gate over drive VGS - VTH.  In Fig. 2.29 (b), transconductance GMSat versus  
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Fig. 2.28. IDS-VGS characteristics in log-linear scale.  Devices with and without DLC 
liner show similar DIBL and subthreshold swing (~95 mV/decade).  P-FETs with 
DLC liner stressor have larger IDS for a fixed VGS.   
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                                    (a)                                                                   (b) 
Fig. 2.29. (a) Drain current IDS and (b) transconductance GMSat of control p-FET 
without DLC liner (white symbol), p-FET with 20 nm thick DLC (grey symbol), and 
p-FET with 40 nm thick DLC (black symbol) as a function of gate over-drive (VGS - 
VTH,sat) at VDS = -1.2 V.  VTH,sat is the threshold voltage.  The nanowire width W is 37 
nm, and the gate length is 80 nm.  
 
 
VGS - VTH curves are plotted for various p-FETs.  It is demonstrated that the p-FETs 
with tDLC of 20 nm and 40 nm show GMSat enhancement over the control device, 
indicating enhancement of hole mobility by the compressive channel stress induced 
by DLC liner stressor.   
Compressive stress in the channel causes shift and warping of valence band 
structure, and reduces the in-plane hole effective mass m*.  The reduced m* leads to 
carrier mobility enhancement.  Bandgap narrowing and shift of valence band edge 
lead to VTH shift in p-FETs[123], as discussed earlier.  Fig. 2.30 demonstrates that 
average VTH shifts are ~40 mV and ~80 mV for p-FETs with tDLC of 20 nm and 40 nm, 
respectively, as compared with unstrained control.  VTH shift of 40 mV caused by 20 
nm DLC with an intrinsic stress of 7 GPa observed here is comparable with VTH shift 
due to a 3.5 GPa SiN compressive liner with a thickness of 50 nm in Ref. [13].  The  








































Fig. 2.30. The average threshold voltage shifts induced by 20 nm and 40 nm of DLC 
are 40 mV and 80 mV, respectively. 
 
stress-thickness product of the 20 nm DLC (140 GPa×nm) is comparable with the 50 
nm SiN liner (175 GPa×nm).  The estimated channel stress leading to a VTH shift of 40 
mV is ~750 MPa.  The high stress-thickness product was achieved with a much 




 By doing Taurus process simulation, it is demonstrated in Section 2.2 that the 
existence of SiO2 adhesion layer in between the DLC liner and the underlying p-FETs 
degrades the channel stress induced by the DLC liner. 
 DLC material development to get high resistance and high stress DLC film for 
direct integration of DLC onto p-FETs without inserting the SiO2 adhesion layer is 
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discussed in Section 2.3.  Raman and electrical characterization of DLC films is 
reported.  
 The first demonstration of a DLC compressive-stress liner directly deposited 
on planar p-FETs is reported in Section 2.4.  The new DLC technology does not 
employ a SiO2 adhesion layer, providing better liner stressor scalability, simpler 
process integration and possibly higher channel stress, as compared with prior work.  
A drive current enhancement of 39 % was reported for strained planar p-FETs 
integrated with DLC liner, over unstrained control p-FETs. 
   In addition, we also demonstrated the first integration of DLC liner stressor 
on Gate-All-Around Si nanowire p-FETs in Section 2.5.  DLC liner stressors with two 
thicknesses were employed to investigate the effect of liner thickness on device 
performance.  Substantial enhancement in ION and GMSat,max were observed for 
nanowire p-FETs with DLC liner as compared with devices without the liner.  Short-
channel effects for all devices are comparable. A thicker DLC liner stressor leads to 
higher performance enhancement.  Direct deposition of DLC liner shows good 
compatibility with extremely scaled nanowire transistors.  
  




NBTI Reliability of P-channel 
Transistors with Diamond-Like 
Carbon Liner  
3.1 Background 
Negative Bias Temperature Instability (NBTI) could lead to severe 
degradation of p-channel Field-Effect Transistor (p-FET) parameters, including  
threshold voltage VTH, linear drain current IDLin, saturation drain current IDSat, and 
transconductance GM, as discussed in Chapter 1.  It is considered as one of the most 
significant reliability concerns for the state of the art integrated circuits [24-28]. 
Strain engineering is used as complementary metal-oxide-semiconductor 
(CMOS) performance booster in production since the 90 nm technology node [3, 81], 
and has brought significant drive current or speed enhancement for short-channel 
transistors.  It is one of the key drivers for CMOS scaling and further extension of the 
Moore’s Law.  Due to the importance of strain engineering in modern integrated 
circuits, it is vital to have good understanding on how strain affects device reliability, 
such as NBTI.  When a new strain engineering technology is considered for 
manufacturing, impact on device reliability should be investigated.   
Although there are some reports claiming that strain has negligible effects on 
device NBTI performances [33-35], most publications in the literature suggest that 
strain has adverse effects on NBTI [23, 36, 37, 39-44].  Quite a few research groups 
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demonstrated that strained p-FETs with different structures suffer from more NBTI 
degradation, as compared with unstrained control p-FETs.  H. S. Rhee et. al. [37] 
from Samsung and C.-S. Lu et. al. [23] from National Chiao Tung University 
proposed that high hydrogen content in compressive SiN liner and mechanical strain 
itself lead to more severe NBTI.  E. Morifuji et. al. of Toshiba [36] and G. Thareja et. 
al. of UT Austin [39] suggested that increasing mechanical strain in the channel 
makes Si-H bonds at Si-SiO2 interface easier to break, which causes strained 
transistors to be more vulnerable to NBTI.  Strain induced enhancement of hole 
tunneling probablity was suggested to be another possible reason that degrades NBTI 
performance of biaxially strained p-FETs by T. Irisawa et. al. [40].  S.S. Chung of 
National Chiao Tung University proposed the enhanced impact ionization in strained 
devices is responsible for the higher NBTI degradation of FETs with S/D stressor (n-
FETs with SiC S/D and p-FETs with SiGe S/D) in a series of papers [38, 124, 125].  
They also suggested that stress liner induced vertical strain could lead to additional 
degradation.   
Conventional compressive SiN liner stressor used to induce strain in p-FETs is 
facing serious scaling challenges.  To address the scaling challenges, diamond-Like 
carbon (DLC) liner stressor technology was recently demonstrated to introduce very 
high levels of compressive stress in p-FETs for hole mobility and drive current ION 
enhancement [20-22, 82, 83].  The magnitude of stress in DLC, e.g. 5-7 GPa, is much 
higher than that of the conventional SiN liner [10, 13, 14].  In addition, the DLC liner 
has excellent thickness scalability and permittivity.  The characteristics of DLC make 
it a promising candidate for further strain engineering.  However, DLC is a new 
CMOS material as far as integration in MOSFET fabrication process is concerned.  
An important question to answer is whether the very high level of channel strain 
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induced by DLC would lead to serious reliability issues.  It is unknown if the new 
DLC liner would introduce reliability issues, e.g. NBTI, in p-FETs.  The NBTI 
reliability of p-FETs with DLC liner has never been investigated before.   
In this Chapter, the first investigation of NBTI of unstrained p-FETs and p-
FETs with DLC liner stressor is documented.  It was demonstrated that degradation of 
NBTI could recovery at a very fast speed, as fast as 100 ns [29, 32, 126-128].  In 
order to more accurately capture NBTI degradation characteristics of a strained 
transistor with DLC liner, an ultra-fast measurement method (UFM) [measurement 
time Tmeasure = ~2.2 micro second (μs)] was adopted in this work.  A UFM setup 
similar to that in Ref. [129] was adopted, except that an improved high speed and low 
noise amplifier (DHPCA-100) was employed in this work.  To the author’s best 
knowledge, this was the first NBTI study on the effect of high stress liner on NBTI 
using UFM technique.  Table 3.1 shows a few typical investigations of strain effects 
on NBTI available in the literature.  Novelty and contribution of the current work are 
highlighted.   
Detailed UFM setup will be discussed in this Chapter.  NBTI results obtained 
by UFM and conventional current-voltage (IV) measurement method will be 
compared. Threshold voltage VTH shift, drain current ID degradation, and 
transconductance GM loss under NBT stress for devices with different levels of 
channel strain, including p-FETs with SiGe S/D and p-FETs with DLC liner stressor, 
are reported.  It is observed that transistors with higher channel strain generally have 
higher NBT degradation when stressed at the same gate stress voltage Vstress.  Possible 
reasons for this observation are discussed.  The NBTI recovery behavior of unstrained 
and strained devices is then investigated.  Gate length LG dependence of NBTI for  
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Table 3.1.  Comparison table summarizes some works on strain effect on NBTI 
degradation in the literature.  
Work Year Device Structure Methods Observation Organization 
[38] 2005 
Biaxially strained 
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Table 3.2.  Equipment used in UFM and their functions.  
Equipment Function 
Function/Pulse Generator To provide gate voltage pulse VGS to transistors 
Coaxial Cables and Wires To transmit voltage signal 
Digital Oscilloscope 
To measure transistor 
current-voltage characteristics 
Current-Voltage Amplifier 
To amplified the original 
low drain current of the transistors 
Home-Made Probe Holder To reduce signal propagation delay 
 
 
strained p-FETs with DLC will also be reported.  In addition, the NBTI lifetime of p-
FETs strained with DLC is projected using both the Eox power law model and 
exponential Vstress model. 
3.2 Measurement Setup 
Conventional semiconductor analyser cannot measure transistor transfer 
characteristics, such as ID versus gate voltage VGS characteristics, at a very high speed 
(e.g., less than 1 ms) due to the long integration time (typically 0.1 s to 10 s).  
Therefore, DC method will not be able to capture a significant amount of threshold 
voltage shifts of NBTI [29, 32, 126-128], and UFM needs to be performed to 
accurately characterize NBTI.   
Table 3.2 shows a list of equipment used in the UFM setup in this work, and 
Fig. 3.1 (a) shows a simplified circuit setup of the UFM setup.  In order to accurately 
capture NBTI degradation characteristics of a transistor, pulse measurement technique 
is adopted.  A pulse generator which is capable to output voltage pulse with a pulse  






Fig. 3.1.  (a) Simplified circuit schematic illustrating the Ultra-Fast Measurement 
(UFM) setup. The input terminal of the amplifier is at ground potential. Source to 
drain currents of the devices are almost the same.  (b) Detailed connection setup of the 
part highlighted by the red dashed box in Fig. 3.1 (a).    
 
 
width of less than 50 nanoseconds (ns) was employed to supply VGS to transistors, as 
shown in Fig. 3.1 (a).  An Infiniium Oscilloscope which has four input channels, a 
bandwidth of 500 MHz, and a sample rate of 2 GSa/s on all channels is used.  Due to 
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transistors (a few tens of µA), an amplifier was introduced into the measurement 
setup to amplify the signal before it was collected by the oscilloscope.  The input 
impedance of the oscilloscope, the output impedance of the pulse generator, the 
output impedance of the amplifier, and impedance of the co-axial cables are all 50 Ω.  
High speed and low noise current-voltage amplifier (DHPCA-100) was used to get 
more accurate and lower noise signals.  Compared with the setup used by C. Shen et. 
al. [130], the new circuit adopting the new amplifier with adjustable gain also makes 
characterization of transistors with different current levels much easier and more 
convenient, as no more change of gain resistance is needed.  
Fig. 3.1 (a) shows that the gate voltage VGS is provided by the pulse generator 
and transistor current passing through the amplifier was monitored by the oscilloscope.  
Fig. 3.1 (b) shows the detailed connection setup of the part highlighted in the red box 
in Fig. 3.1 (a).  Drain voltage was supplied by the built-in bias voltage supply of the 
amplifier, as shown in Fig. 3.1 (b).   
In order to reduce the signal propagation delay due to wires and cables in the 
measurement circuit, home-made probe holders employing shorter signal transmission 
wires, instead of conventional probe holders using much longer cables to transmit 
signals, were used here.  A photo of the probe holders is shown in Fig. 3.2.  Using 
these home-made probe holders also facilitates the changing of probe tips, as 
compared with the measurement setup by C. Shen et. al. [130]. 
 
 
   61 
 
 
Fig. 3.2.  Photo of home-made probe holders and connection of probe tips and 
transmission wires used to characterize the nano-scale transistors in this work.  The 
probes were mounted to the micromanipulators of a conventional probe station.   

























 Input Voltage Pulse





 = 2.2 s
 
(b) 
Fig. 3.3.  (a) Input waveform used for NBTI characterization.  Initial characterization 
(before stress) and characterization during stress phase is illustrated.  (b) Input (black 
line) and output (red line) voltage pulse during stress-measurement-stress cycle.  Each 
measurement cycle containing two |ID|-VGS measurement swipes only takes ~4.4 µs, 
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Fig. 3.4. Schematics of (a) unstrained p-FET with Si S/D, (b) strained p-FET with 
SiGe S/D, and (c) strained p-FET with Si S/D and DLC liner stressor.  Devices in (a), 
(b), and (c) will be referred to as “unstrained p-FET”, “p-FET with SiGe S/D”, and 
“p-FET with Si S/D + DLC”, respectively.   
 
Fig. 3.3 shows the input voltage pulse (black line) during stress-measurement-
stress (SMS) characterization cycles.  The time used to measure one |ID|-VGS (Tmeasure) 
in this work is ~2.2 µs. A full measurement cycle including a falling edge and a rising 
edge takes ~4.4 µs.  The red line in Fig. 3.3 is the output voltage Vout coming from a 
transistor.   Vout is effectively the product of a transistor drain current ID (unit: ampere 
A) and gain of the amplifier GAM (ranging from 102 to 107 V/A).   
3.3 Device Fabrication 
P-FETs used in this work were fabricated on 8-inch bulk Si substrates.  
Schematics of p-FETs studied here are shown in Fig. 3.4 (a) - (c).  After forming gate 
stack comprising pre-doped p+ poly-Si gate on ~3 nm SiO2 gate dielectric, S/D 
extension and SiN spacers were formed.  For p-FETs in Fig. 3.4 (b), S/D recess etch 
(~60 nm) and selective epitaxial growth (~72 nm) of silicon germanium Si0.75Ge0.25 
were performed to form Si0.75Ge0.25 S/D stressors.  For p-FETs in Fig. 3.4 (c), DLC 
film (~27 nm) without hydrogen doping was deposited over 10 nm SiO2 layer using a 
filtered cathodic vacuum arc (FCVA) deposition system.  A substrate bias of 95 V 
(a) Unstrained 
Si Si Si 
Gate  
Source  Drain  
SiO2 
SiN 
SiGe Si SiGe 
Source  Drain  
DLC 
 
Si Si Si 
SiO2 
(b) SiGe S/D (c) Si S/D + DLC 
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was employed to achieve high compressive stress in the channel.  The intrinsic 
compressive stress of the DLC was ~5 GPa.  Contacts were then formed to complete 
the device fabrication.   
3.4 Results and Discussion 
3.4.1 P-FET Performance Enhancement due to Strain 
The p-FETs in Fig. 3.4 (a) - (c) were characterized.  Off-state current IOFF 
versus on-state current ION characteristics show that at a given IOFF of 10-7 A/m, the 
ION enhancements of p-FETs with SiGe S/D and p-FETs with DLC liner stressor are 
11% and 22% [shown in Fig. 3.5], respectively, as compared to unstrained p-FETs.  
ION was taken at VGS = -1.1 V and VDS = -1.0 V.  It is know that 
|| ||   ,                                                  (3-1) 
where μ is carrier mobility, ∆μ is mobility change due to strain, the subscripts   ⃦ and ⊥ 
refer to the directions parallel (longitudinal) and perpendicular (transverse), 
respectively,  to the direction of the current flow in the MOSFETs, σ|| and σ⊥ are the 
longitudinal and transverse stresses, respectively, π|| and π⊥ are the piezoresistance 
coefficients for longitudinal and transverse  directions, respectively [3].  Based on the 
electrical results and theoretical prediction of mobility enhancement due to channel 
strain in Equation 3-1, the devices with DLC liner presumably have larger channel 
strain as compared with those with SiGe S/D.  
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Fig. 3.5.  ION enhancement for the strained p-FETs over the unstrained control p-FET.  
ION enhancements of p-FETs with SiGe S/D and p-FETs with DLC liner stressor are 
11% and 22%, respectively, as compared to unstrained p-FETs.  
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Fig. 3.6. |ID|-VGS of a p-FET measured by UFM method represented by open square 
and |ID|-VGS curve (red line) obtained by performing polynomial fits [131] on the raw 
data.  Good fitting was achieved.  
 
3.4.2 Comparison between DC and UFM Techniques 
Fig. 3.6 shows measured (open square) and fitted (red lines) drain ID versus 
gate voltage VGS of a Si control p-FET characterized by UFM technique with a 
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measurement time of 2.2 µs (half pulse).  |ID|-VGS curve represented by the red line is 
obtained by performing polynomial fits [131] on raw data (open squares) 
collectedmusing UFM.  The fitting of the original raw |ID|-VGS curves results in 
smoother |ID|-VGS curves, which helps reduce the scattering in the data and yet 
maintains relatively good accuracy.  The polynomial fit was performed using the data 
processing software Origin 8.0. 
Fig. 3.7 (a) and (c) compare |ID|-VGS characteristics in linear-linear scale of 
two similar Si p-FETs measured by conventional DC measurement method and UFM 
technique, respectively.  The curves shown in Fig. 3.7 (c) are fitted results of the raw 
data.  Fig. 3.7 (a) shows that conventional DC measurement suggests that the 
threshold voltage VTH has little shift after 10 s NBT stress Vstress of -2.9 V.  On the 
other hand, UFM results in Fig. 3.7 (c) indicate a significant VTH shift of a similar 
transistor after being stressed at same Vstress for the same period of time.  It can be 
clearly observed that UFM technique captures a significant amount of VTH shift which 
cannot be detected by conventional DC measurement method.  This demonstrates that 
results measured by UFM reflect the total threshold voltage shift more accurately, 
while DC measurement method could only reflect the slow component of VTH shift 
[32].  
Fig. 3.7 (b) and (d) show the |ID|-VGS characteristics in log-linear scale of the 
same two Si p-FETs measured by conventional DC measurement method and UFM 
technique, respectively.  Visible VTH shift was observed on UFM extracted |ID|-VGS 
curve in log-linear scale.   However, UFM method does not capture the off-state drain 
current very well when compared with the |ID|-VGS curves in Fig. 3.7 (b) and (d) at low 
gate voltage VGS.  This is because the digital oscilloscope is only capable of accurately  
   66 
 







  = 0.7m
L
G
 = 0.16 m
V
stress
 = -2.9 V
V
DS











































  = 0.7m
L
G
 = 0.16 m
V
stress
 = -2.9 V
V
DS























                                  (a)                                                                 (b) 








 = -2.9 V
V
DS
 = -0.2 V
W
G
























    














 = -2.9 V
V
DS
 = -0.2 V
W
G

























                                  (c)                                                                 (d) 
Fig. 3.7. |ID|-VGS characteristics in linear-linear scale of two Si p-FETs measured by (a) 
conventional DC measurement method and (c) UFM technique.  (b) and (d) are the 
corresponding |ID|-VGS characteristics in log-linear scale.  
 
capturing signals in the same order (µA) of magnitude.  Signals in lower orders (<100 
nA) of magnitude are largely contaminated by noise.  Nevertheless, this limitation of 
UFM setup does not affect the NBTI results, as the threshold voltage can be extracted 
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using linear-linear plots and the extraction is hardly influenced by the current at low 
VGS.   
3.4.3 UFM NBTI Characterization of Strained and Unstrained p-FETs 
Fig. 3.8 (a) shows fitted |ID|-VGS characteristics of strained and unstrained p-
FETs measured at VDS = -0.2 V before and after being stressed at Vstress = -2.9 V.  All 
three transistors have the same gate length LG of ~300 nm and gate width WG of ~700 
nm.  The transistors were electrically stressed by the same gate stress voltage Vstress of 
-2.9 V, and characterized by UFM technique.  |ID|-VGS curves before NBT stress and 
after 1000 s stress were shown for each p-FET.  The VDS of -0.2 V was selected to 
bias the transistors in the linear region and yet achieve a relatively large current (as 
compared with VDS of -0.05 V or -0.1 V) for the oscilloscope to capture.  The device 
with DLC liner stressor shows the highest |ID| among the three devices for a fixed VGS, 
and p-FET with SiGe S/D has the second largest |ID|.   
All three devices show very visible threshold voltage shifts after Vstress of -2.9 
V for 1000 s.  The p-FET with DLC liner stressor experienced the largest VTH shift 
(ΔVTH) among the three transistors, while p-FET with SiGe S/D shows the second 
largest ΔVTH.  The |ID|-VGS plots of the three devices are shown separately in Fig. 3.8 
(b) - (d) for clarity.  At a fixed VGS of -1.5 V, the p-FET with DLC liner stressor is 
shown to have a drain current ID degradation of 12 % after being stressed for 1000s, 
while the p-FET with SiGe S/D and the control p-FET have ID degradation of 11 % 
and 9 %, respectively.  
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Fig. 3.8. (a) Consolidated |ID|-VGS characteristics of different devices before and after 
1000 s NBT stress.  VDS = -0.2 V.  |ID|-VGS curves of unstrained p-FET, p-FET with 
SiGe S/D, and p-FET with Si S/D and DLC liner are shown separately in (b), (c), and 
(d), respectively, for clear demonstration.  
 
Fig. 3.9 shows transconductance GM-VGS plots for the control p-FET, p-FET 
with SiGe S/D, and p-FET with DLC high stress liner before any NBT stress.  GM is 
obtained by differentiating the |ID|-VGS curves with respect to VGS, i.e. GM = dID/dVGS.  
P-FETs with DLC liner and SiGe S/D show 65 % and 27 % higher peak GM, 
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respectively, as compared with the control, indicating substantial hole mobility 










































Fig. 3.9. Transconductance GM versus VGS plot for various p-FETs.   P-FETs with 
DLC liner and SiGe S/D show 65 % and 27 % higher GM, respectively, as compared 
























































Fig. 3.10. GM losses for various p-FETs after being stressed at Vstress = -2.9 V for 1000 
s.  GM degradation is largest for the p-FET with Si S/D and DLC liner.    
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GM losses caused by NBT stress at -2.9 V for 1000 s for all p-FETs are shown 
in Fig. 3.10.   GM losses of 5.94 %, 4.45%, and 2.96% were observed on p-FET with 
DLC liner, p-FET with SiGe S/D, and control p-FET, respectively.  Device with a 
larger peak GM or a larger channel strain suffers from a larger GM loss after being 
stressed at the same voltage Vstress of -2.9 V.  GM degradations for a p-FET with DLC 
liner and a control p-FET, which were both stressed at Vstress of -2.5 V for 1000 s, are 
shown in Fig. 3.11.  GM degradations due to different NBT stress show consistent 
trend, namely p-FETs with DLC liner stressor have larger degradation when being 
stressed at the same Vstress, as compared with the controls.  In addition, it is also 




















































Fig. 3.11. GM losses for various p-FETs after being stressed at Vstress = -2.5 V for 1000 
s.  GM degradation is larger for the p-FET with Si S/D and DLC liner, as compared 
with the control.   Comparing with GM losses at Vstress = -2.9 V, GM losses at Vstress = -
2.5 V is smaller in terms of percentage for the same kind of device.  
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Fig. 3.12 compares ΔVTH under different NBT stresses for the strained and 
unstrained p-FETs.  VTH degradation is the largest for p-FETs with DLC liner stressor, 
followed by p-FETs with SiGe S/D, and the trend is similar to that observed for |ID| 
and GM losses in Fig. 3.8 to Fig. 3.11.  It can be seen that a device with higher strain 
suffers from more severe NBTI degradation under the same gate stress Vstress.  Several 
research groups had similar observations on their strained devices characterized with 
different NBTI measurement techniques, including conventional DC measurement, 
on-the-fly IV measurement, and charge pumping [23, 36, 37, 39-44].  Devices in these 
publications include Si p-FETs with SiGe S/D, biaxially strained SOI p-FETs, and p-
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Fig. 3.12. VTH shift as a function of stress time for various p-FETs.  For the same NBT 
stress voltage Vstress, VTH shift is larger for a p-FET with a higher strain or Ion.  P-FETs 
in order of increasing Ion performance and ∆VTH due to NBTI stress are unstrained p-
FET, p-FET with SiGe S/D, and p-FET with Si S/D and DLC liner.   For the p-FET 
with Si S/D and DLC liner, the time exponent for ∆VTH varies from 0.063 to 0.058 
when Vstress varies from -2.9 V to -2.3 V.   
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Next, a few plausible explanations will be discussed for the observed strain 
enhanced NBTI degradation.  Several groups that studied NBTI of p-FETs with 
compressive SiN stress liner have attributed the enhanced NBTI degradation partially 
or fully to the high hydrogen (H) content in the SiN film [37, 132, 133].  The high H 
content could passivate the Si dangling bond at Si-SiO2 interface by forming Si-H 
bonds, leading to better initial interface before NBT stress.  These Si-H bonds, 
however, can easily be broken upon electrical stress, resulting in more VTH shift.  In 
this work, this factor most probably can be ruled out, as neither the DLC deposition 
process using FCVA system nor the SiGe S/D growth introduces additional Si-H 
bonds for the strained p-FETs.  It could be assumed that the H contents across all the 
three device splits are about the same.   
The high compressive strain induced by either SiGe S/D or DLC liner stressor 
could lead to more oxide traps at the Si-SiO2 interface, as compared with the 
unstrained p-FETs [44].  The possibly more “preexisting” oxide traps of strain devices 
may enhance the NBTI degradation process by trapping more holes when the 
transistors are being stressed, as suggested by Y.-T. Chen et. al. in Ref. [44].  This 
will result in more VTH shift.  The significant amount of VTH shift due to hole trapping 
to the oxide traps can be captured by UFM.   
The channel strain dependence of NBTI degradation observed could suggest 
yet another possibility, in addition to the one mentioned above.  It is possible that Si-
H bond energy at the Si-SiO2 interface decreases with strain, as suggested in a few 
publications [36, 37, 39, 134]. This makes Si-H bonds in a strained device easier to 
break upon electrical stress.  The breaking of Si-H bonds could result in more 
interface trap generation, and possibly more hole trapping.  The larger GM degradation 
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of p-FETs with higher strain observed in this work suggests that interface trap 
generation in p-FETs with higher strain is higher, consistent with the model suggested 
in Ref. [36, 37, 39, 134].   
It should be noted that the slight worse NBTI performance of strained p-FETs 
cannot hinder the application of strain engineering as an important performance 
booster.  Careful consideration of the trade-off between performance enhancement 
and reliability degradation would result in devices with good drive current 
performance and acceptable NBTI performance. 
Power law slopes found in this work are in the range of ~0.058 to ~0.072, 
which is not in the range of 0.16 - 0.25 predicted by conventional Reaction-Diffusion 
(R-D) model of NBTI degradation.  The results, however, are consistent with the two-
component NBTI model [32].  M.-F. Li et al. demonstrated that VTH degradation 
under NBT stress is contributed by two components, a ΔVTHox component caused by 
oxide charge trapping, and a ΔVTHit component due to interface trap generation [32].  
The former component has a power law slope of ~0.05, and the later has a slope of 
~0.16.  Oxide charge trapping is believed to only be captured by fast measurement.  In 
addition, longer measurement time Tmeasure in UFM normally lead to larger power law 
slops [29, 126].  The net effect of the two components is the smaller power law 
exponents (less than or close to 0.1) observed in this work and some of the other fast 
measurement studies [29, 126-128, 135].   
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Fig. 3.13. |ID|–VGS recovery of unstrained p-FET and p-FET with Si S/D and DLC 
liner, after Vstress of -2.5 V was removed.  Visible recovery of threshold voltage and 
|ID| recoveries were observed on both devices.  
 
3.4.4 Recovery of NBTI 
Recovery of NBTI of different devices will be discussed in this Section.  Fig. 
3.13 shows |ID|-VGS characteristics of unstrained p-FET and p-FET with DLC liner 
after 1000 s NBT stress at Vstress = -2.5 V (blue curves) and after 1000 s of removal of 
the NBT stress (dark yellow curves).  These are the same two devices shown in Fig. 
3.11.  During the recovery phase, no Vstress was applied to the gate electrode.  The 
devices were just characterized at certain time point during the 1000 s recovery period.  
Substantial VTH recoveries were observed on both of the transistors.  |ID| at a fixed VGS 
also recovers after removal of the NBT stress. The device with strain shows larger 
amount of VTH recovery.  However, p-FET with DLC liner still has a slightly larger 
|ID| degradation (3.54%) with respect to the original value at VGS = -1.5 V, even after 
the 1000 s recovery.  A 2.6 % |ID| degradation was observed for control p-FET.   
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 Before Stress
 After 1000 s Stress















































Fig. 3.14. GM recovery after being stress at -2.5 V for 1000 s for unstrained control p-
FET and p-FET with DLC liner.  The results are consistent with drain current 
recovery.    
 
 
The GM recoveries of the same two transistors are shown in Fig. 3.14.  The 
GM-VGS curves after 1000 s removal of NBT stress were compared with the GM-VGS 
plots before stress and after 1000 s stress.  The p-FET with DLC liner which suffered 
from more GM degradation during stress phase still shows larger GM loss with respect 
to the value before stress after 1000 s recovery.  This could be an indication of the 
degraded interface of the strained p-FET.  
Fig. 3.15 tracks the ΔVTH during a 1000 s stress phase and during a subsequent 
recovery phase where stress was removed.  It is observed that GM recovery takes place 
right after the stress is removed for both unstrained p-FET and p-FET with DLC liner.  
The recovery rate observed in this work is significant, and may be due to several 
factors.  First, the UFM technique gives a higher ΔVTH than that obtained by the DC 
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measurement technique at the end of the stress phase, and ΔVTH values in recovery 
phase are comparable using either technique, thus leading to a higher VTH recovery 
rate during the recovery phase as observed using UFM.  Secondly, the VTH recovery 
rate also increases with decreasing nitrogen content in the gate oxide or with lower 
NBT measurement temperature [131, 136, 137].  The thermal oxide without any 
nitrogen gate dielectric used in this work could be another reason for the high 
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Time (s)  
Fig. 3.15. ∆VTH in stress phase (Vstress = -2.5 V) and recovery phase.  ~80% of ΔVTH 
recovers within 1 s after the stress is removed, suggesting that traditional DC 
measurement underestimates the VTH shift.   
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3.4.5 Gate length dependence of NBTI 
Gate length LG dependence of ΔVTH for both strained and unstrained devices 
was observed (Fig. 3.16).  Generally, threshold voltage before NBT stress (i.e. at t = 0 
s) decreases as gate length decreases, for both strained and unstrained p-FETs.  For 
unstrained p-FETs, ΔVTH decreases when LG increases from 200 nm to 550 nm.  This 
is consistent with previous studies with regard to LG dependence of VTH shift in 
unstrained devices [138, 139].  The more severe degradation near the gate edge and 
the gate-S/D overlap region, as compared with the channel region, was proposed to be 
the reason for the observed gate length dependence of NBTI degradation [138, 139].  
The gate etch process and S/D implantation experience by the device may lead to 
more damages near the gate edge and the gate-S/D overlap region, and in turn more 


























Vstress = -2.9 V
Stress time = 1000 s
 
Fig. 3.16.   Gate length LG dependence of ∆VTH for strained and unstrained p-FETs.  
∆VTH generally increases with decreasing LG for strained p-FETs.   
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Fig. 3.17. NBTI lifetime projection of strained p-FET with Si S/D and DLC liner, 
showing that it has a lifetime of 10 years at VG = -0.99 V using Eox power law model.  
The exponential Vstress model suggests a lifetime of 10 years at VG = -0.76 V. 
 
For strained devices, ∆VTH always decreases with increasing LG from 200 nm 
to 700 nm.  The decrease of channel strain caused by increase of LG may be one of the 
factors that lead to this NBTI gate length dependence of strained devices observed in 
this work.  It should be noted that smaller LG devices actually experience larger oxide 
field when stress at the same Vstress, as compared with the longer channel devices.  
This could contribute to the larger ∆VTH observed on small LG devices.  
3.4.6 NBTI Lifetime Projection for p-FETs with DLC liner  
The lifetimes of p-FETs with Si S/D and DLC liner are evaluated using the Eox 
power law model and exponential Vstress model [140, 141].  Fig. 3.17 shows that the 
NBTI lifetime of strained p-FETs at VG = -0.99 V has a lifetime of 10-years using Eox 
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power law model.  The exponential Vstress model, on the other hand, suggests a 
lifetime of 10 years at VG = -0.76 V.  UFM measurement performed in this study 
examines the worst case of NBTI degradation because the DC NBT stresses were 
applied on p-FETs.  NBTI degradation was demonstrated to be less under dynamic 
stress which is closer to the circuit operating condition, as compared with DC stress 
[127].  Therefore, under more realistic operating conditions, the device lifetime of p- 
FETs with DLC liner would probably be much better than the prediction performed 
here.  Note, however, that a relatively thick SiO2 gate dielectric (~ 3 nm) was used in 
this study, and further NBTI evaluation using state-of-the-art gate dielectric with 
lower equivalent SiO2 thickness would be needed.   
3.5 Summary 
In this Chapter, a modified UFM setup employing the DHPCA-100 amplifier 
for NBTI characterization was introduced.  Detailed measurement setup was 
discussed.  NBTI data collected by conventional DC measurement and UFM 
technique were compared, demonstrating that the UFM technique could capture the 
fast VTH degradation component due to hole trapping.  NBTI of p-FETs with DLC 
liner having ultra-high compressive stress was investigated for the first time using the 
UFM technique.  Under the same NBT stress Vstress, larger ∆VTH and drain current and 
transconductance loss were observed for p-FETs with a higher channel strain.  
Possible explanations were discussed.  Power law exponents ranging from ~0.058 to 
~0.072 were observed in this work.  Recovery behaviors of drain current and 
transconductance were shown.  Channel length dependence of NBT degradation was 
discussed.  NBTI lifetime was extrapolated using both Eox power law model and 
exponential Vstress model for strained p-FETs with DLC liner stressor.  




High Performance Multiple-Gate 
Field-Effect Transistors formed on 
Germanium-on-Insulator Substrate 
4.1 Background 
Besides strain engineering, which has been used as an effective performance 
booster for silicon (Si) based complementary metal-oxide-semiconductor (CMOS) as 
discussed in Chapter 2 and 3, adoption of new channel materials is expected for future 
advanced technology nodes.  As scaling of CMOS enters the sub-20 nm regime, 
carrier transport in the transistor is quasi-ballistic and the drive current will be 
ultimately limited by the injection velocity [45, 46], instead of the saturation velocity 
in the case of long channel devices.  The injection velocity is experimentally found to 
be proportional to low field mobility [47].  Therefore, high mobility channel material 
is desirable for future low voltage and high speed CMOS application.  Germanium 
(Ge) is considered as one of the most promising channel materials to replace Si in 
future CMOS applications due to its high carrier mobilities, especially hole mobility 
[53, 54, 142-147].   
Starting from the 22 nm technology node, silicon (Si) channel Multiple-Gate 
Field-Effect Transistors (MuGFETs) or FinFETs have been used for high volume 
CMOS production, as the additional gates provide improved short channel control for 
extremely scaled devices [65-67].  High mobility Ge channel FET with multi-gate 
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structure [72-79] could be adopted to achieve high drive current and good short 
channel control at sub-20 nm technology nodes.  Germanium-on-Insulator (GeOI) 
substrate is a good platform for realizing high performance Ge MuGFETs [148].  
Although Ge planar FETs have been studied, integration of 3D Ge MuGFETs with 
high-κ metal gate on GeOI substrate is not well explored or developed yet.  
Before the first Ge FinFET or MuGFET was fabricated by top-down 
fabrication approach which is more compatible with existing CMOS manufacturing 
process, Ge MuGFETs or nanowire FETs were fabricated by various research groups 
by bottom-up approaches [71-73].  Two of the most popular bottom-up methods to 
form Ge nanowire are “supercritical fluid-liquid-solid (SFLS)” technique and 
“vapour-liquid-solid (VLS)” technique (also called “chemical vapour deposition 
(CVD)” technique) [149].  These bottom-up approaches not only yield extremely 
scaled Ge nanowires with wire diameters down to a few tens of nanometres (nm), but 
also avoid etch damages to the Ge surface.  Ge nanowire FETs with good 
performance were achieved by D. Wang et. al. [71] and L. Zhang et. al. [72] of 
Stanford University, J. Xiang et. al. of Harvard University [73], and T. Burchhart et. 
al. of Vienna University of Technology [150].  
Despite the good results achieved for Ge nanowire FETs made by bottom-up 
techniques, there is still a strong need to develop Ge MuGFETs using top-down 
approaches.  Bottom-up techniques face great manufacturing challenges for now and 
it is difficult to fabricate a large number of Ge MuGFETs with the state of the art 
bottom-up approaches.  Top-down fabrication approaches are more compatible with 
the existing CMOS manufacturing processes.  
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The first Ge FinFET fabricated by top-down approach was by J. Feng et. al. of 
Stanford University in year 2007 [74], almost 9 years after Si FinFETs were 
demonstrated [66].  Due to the very large fin and unoptimized gate stack, the control 
of short-channel effects and drive current of this device are not good.  A few more 
papers were published on Ge FinFETs or MuGFETs in recent years [75], including 
Gate-All-Around (GAA) FETs [76-78] and Ge MOSFETs with curved channel 
surface [79].  Compared with the very well developed and highly manufacturable Si 
FinFET process, process development of Ge MuGFETs falls much behind.  There is a 
strong need to further advance the current Ge MuGFET technology.    
MuGFET or FinFET structures employing aggressively scaled fin dimensions 
may suffer from high series resistance due to the small contact area of source/drain 
(S/D) region.  Schottky Barrier (SB) metallic S/D structure was proposed to be used 
to reduce S/D series resistance [69],[70].  The benefits of metallic S/D of a 
SBMOSFET include low parasitic resistance, low process temperature, abrupt 
junction, and high frequency response [69],[70]. 
In this work, we report omega-gate (Ω-gate) MuGFETs formed on GeOI 
substrates, featuring low temperature  disilane Si2H6 passivated channel, high-k gate 
dielectric and metal gate stack, and self-aligned metallic Schottky-Barrier (SB) nickel 
germanide (NiGe) source/drain (S/D).  This was the first Ge SB MuGFET with 
metallic NiGe S/D when we reported the results in October 2012 [151].  Detailed 
process integration will be discussed in this Chapter.  High performance multiple-gate 
Ge transistors are fabricated using Si CMOS compatible process modules developed 
in this work.  On-state current (ION), transconductance (GM), drain induced barrier 
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lowering (DIBL), and subthreshold swing (SS) are reported.  The effects of fin doping 
on Ge MuGFET performance is also investigated.   
4.2 Operation of Schottky Barrier MOSFET (SBMOSFET) 
       In a SBMOSFET [Fig. 4.1 (a)], the source and drain are made of metal, instead 
of doped semiconductor as in a conventional MOSFET [Fig. 4.1 (b)].  The operation 
of a SBMOSFET is different as compared with a conventional MOSFET with doped 
S/D.  In this Section, the operation principle of SBMOSFET will be briefly discussed.   
Fig. 4.2 (a) - (d) show band diagrams of p-channel SBMOSFET under 
different bias conditions.   When gate voltage VGS = 0 V, and drain voltage |VDS| > 0V, 
electron would travel from drain to source by tunneling through two barriers [as 
illustrated by Fig. 4.2 (b)], resulting in reverse leakage current.  When device operates 
at subthreshold regime (|VGS| < |VTH|, |VDS| > 0V), hole will be emitted into channel via 
thermionic emission, contributing to current flow.  Further increasing |VGS| above |VTH| 
[as shown in Fig. 4.2 (d)] will make the device operate at on-state.  More holes are 
injected into channel via thermionic, thermionic-field, and field emissions into the  
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channel from the metal source at this state.  Field emission could take place when the 
valence band of the semiconductor channel is lifted above the quasi-Fermi level of 
metal source.   
Fabrication of p-channel SBMOSFET does not need any S/D implantation and 
dopant activation processes, which simplifies device fabrication and saves process 
cost.  In addition, elimination of dopant activation process also reduces the thermal 
budget experienced by the gate stack, avoiding any possible gate stack degradation 
due to high temperature annealing.  This is especially important for Ge devices, as 
gate stack on Ge substrate could be easily degraded by high temperature annealing 
due to either dielectric (e.g., GeO2) degradation or Ge out diffusion.  More 
importantly, replacing doped semiconductor (normally Si or Ge) with metal (typically 
metal silicide) could also lead to series resistance reduction (due to low resistance of 
metal) and abrupt metal-semiconductor junction [69, 152].  Achieving low series 
resistance is important to achieve high drive current in FinFETs or nanowire FETs.  
 
Fig. 4.2.  Operation of a SBMOSFET.  (a) VGS = 0 V, VDS = 0V; (b) VGS = 0 V, |VDS| > 
0V; (c) |VGS| < |VTH|, |VDS| > 0V; (d) |VGS| > VTH, |VDS| > 0V.  
Φbp
Metal S/D Metal S/D
n-Channel (Si or Ge)
(a) VGS = 0 V, VDS = 0V (b) VGS = 0 V, |VDS| > 0V
(c) |VGS| < |VTH|, |VDS| > 0V (d) |VGS| > |VTH|, |VDS| > 0V
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Fig. 4.3. 3D schematics demonstrating key process steps to fabricate Ge MuGFETs on 
GeOI substrate.  (a) N-well implant and dopant activation; (b) Fin patterning and etch; 
(c) Cyclic DHF-H2O etch; (d) High-k deposition; (e) TaN deposition; (f) TaN etch 
and NiGe formation. 
4.3 Device Fabrication 
Fig. 4.3 shows the 3D schematics illustrating the key process steps used to 
fabricate Ge MuGFETs.  The corresponding device structure formed after each of the 
key process steps is shown.  Fig. 4.3 (a) - (f) correspond to (a) n-well implant and 
dopant activation, (b) fin patterning and etch, (c) cyclic dilute hydrofluoric acid DHF-
H2O etch, (d) high-κ deposition, (e) TaN deposition, and (f) TaN etch and NiGe 
formation. 
High quality GeOI samples were formed by SmartCutTM technology, and used 
as starting substrates.  A zoomed-out Transmission Electron Microscopy (TEM) 
image of GeOI used is shown in Fig. 4.4 (a).  Fig. 4.4 (b) shows a high resolution 
TEM (HRTEM) of the GeOI substrate, demonstrating good Ge crystalline quality.  
Phosphorus Ions P+ EBL Resist
Ge Fin
Recess
High-κ Dielectric TaN NiGe
SiO2
(a) Well Implant and 
Dopant Activation
(b) Fin Patterning 
and Etch
(c) Cyclic DHF-H2O 
Etch
(d) High-κ Deposition (e) TaN Deposition (f) TaN Etch and 
NiGe Formation
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                                (a)                                                                   (b) 
Fig. 4.4.  (a) Zoomed-out TEM of high quality GeOI wafer used in this work.  (b) 
HRTEM of the GeOI substrate, demonstrating good Ge crystalline quality.  
 
4.3.1  N-channel Formation 
After depositing a 10 nm SiO2 capping layer, phosphorus (P) well implant was 
performed to dope the Ge layer n-type [as shown in Fig. 4.3 (a)].  Two different P 
doses (8×1012 cm-2 and 1.6×1013 cm-2) were used on separate samples to study the 
effect of well or fin doping concentration on the electrical performance of Ge 
MuGFETs.  Devices with P dose of 8×1012 cm-2 and 1.6×1013 cm-2 will be referred to 
as “device with low fin doping” and “device with high fin doping”, respectively.  The 
same implant energy of 30 keV was used for both of the implant splits.  Based on the 
Stopping and Range of Ions in Matter (SRIM) [153] simulation results shown in Fig. 
4.5, the whole Ge layer will receive P implant and become n-type.  The dopants were 
activated using a 600 ºC 60 s anneal in a Rapid Thermal Processing (RTP) system 
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Fig. 4.5. SRIM simulation of as implanted P profile with an implant energy of 30 keV.  
GeOI sample surface was protected with a 10 nm SiO2 layer during implantation.  
 
 
Time-of-Flight Secondary Ion Mass Spectrometry (TOF SIMS) analyses were 
performed on two blanket GeOI samples with a P doses of 8×1012 cm-2 and 1.4×1013 
cm-2 and dopant activation at 600 ºC for 60 s, and results are shown in Fig. 4.6.  A 
sample with P implant dose of 1.4×1013 cm-2, instead of 1.6×1013 cm-2, was used for 
SIMS analysis, as all samples with P dose of 1.6×1013 cm-2 were used for device 
fabrication.  Due to low P concentrations, P signals are at noise level in Ge layers of 
both of the samples.  GeP signals which could reflect P concentrations are shown for 
both samples (Fig. 4.6).  Based on the SIMS intensity, it could be observed that P 
concentration in the sample with a P dose of  1.4×1013 cm-2 is visibly higher than the 
one with a P doses of 8×1012 cm-2.  It was also observed that P has a box-like profile 
after being activated at 600 ºC for 60 s. 
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Fig. 4.6. SIMS analyses on two GeOI samples with P doses of 8×1012 cm-2 and 
1.4×1013 cm-2.  A sample with P implant dose of 1.4×1013 cm-2 instead of 1.6×1013 
cm-2 was used for SIMS analysis, as all sample with P dose of 1.6×1013 cm-2 was used 
for device fabrication. 
 
 
Fig. 4.7.  Layout of the Ge active region used for EBL.  The layout was divided into 
two different layers, “”fin layer” and “contact pads” layer, during EBL definition. 
EBL doses were optimized for these two layers so that optimum accuracy is achieved 
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4.3.2  Ge Fin Formation 
After n-well formation, Ge fins were defined by electron beam lithography 
(EBL) and dry-etched using chlorine-based plasma chemistry [Fig. 4.3 (b)].  Due to 
low throughput of EBL, different EBL doses were used for Ge fin definition and for 
contact pads definition, so that the shape of the fins was very well defined with great 
accuracy and the big contact pads were completed in the shortest time possible, as 
illustrated by Fig. 4.7.  The fin etch was performed using a Lam etcher.  The source 
power and substrate bias used in etch process were optimized to have controllable 
etch rate and vertical Ge sidewall profile.  A cross-sectional SEM image of a Ge fin 
test structure right after fin etch and resist stripping in oxygen plasma is shown in Fig. 
4.8.   
 
 
Fig. 4.8. Cross-sectional SEM image of a Ge fin test structure right after fin etch.  The 
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Fig. 4.9. (a) TEM image showing the cross-section of a Ge fin test structure.  (b) 
Schematic illustrating five key floating or fitting parameters in the OCD model. These 
parameters are useful for monitoring key process variations.  (c) SEM top view of the 
periodic grating of the Ge fin structure used in the OCD analysis.  SE beam was 
oriented perpendicular to the Ge fin during data collection.  (d) Zoomed-out cross-
sessional TEM image of the OCD test structure.  (e) Comparison of measured 
(symbols) and simulated (lines) N(Ψ), C(Ψ, Δ), and S(Ψ, Δ) spectroscopic spectra, 
where Ψ is the angle whose tangent is the ratio of the magnitudes of the total 
reflection coefficients, and Δ is the change in phase difference between s-polarization 
and p-polarization before and after reflection from the sample [155].  Excellent 
spectral fitting was achieved. 
 
4.3.3  OCD Characterization of Ge Fins 
Non-destructive in-line characterization of Critical Dimension (CD) and 
profile of the Ge fin structure was performed by scatterometry Optical CD (OCD) 
measurement in Nanometrics Inc. in USA.  The OCD characterization was done in 
collaboration with Nanometrics, and this is the first time that the non-destructive 












































































(d)AOI = 65 º
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TEM was used to examine the cross-section of a Ge fin test structure [Fig. 4.9 
(a)].  A schematic in Fig. 4.9 (b) illustrates the key parameters of interest in the OCD 
model to monitor key process variations.  The five floating or fitting parameters 
include fin width (WFIN), fin height (HFIN), buried oxide thickness (TBOX), oxide recess 
height (HREC), and hardmask thickness (THM).  The OCD measurement was carried out 
by spectroscopic ellipsometry (SE), with the propagation of optical beam oriented 
perpendicular to the periodic Ge fin grating structure, as shown in Fig. 4.9 (c).  The 
Angle of Incident (AOI) is 65 º, as indicated in Fig. 4.9 (d).  A zoomed-out cross-
sessional TEM image of the Ge fin test structure is shown in Fig. 4.9 (d).  Fig. 4.9 (e) 
shows the measured (symbols) and best fitted (lines) spectra simulated from Rigorous 
Coupled Wave Analysis (RCWA) and adjustment of model parameters [156].  
 
Fig. 4.10. (a) The correlation of fin width measured by OCD and by SEM is excellent 
with Coefficient of Determination, R2 of 0.997 and slope of 1.049.  In addition, OCD 
parameters were also compared with those obtained by TEM analysis, and a good 
match was achieved.  (b) Ten independent OCD measurements were performed on the 
same site, and the 5 OCD parameters (TBOX, HREC, WFIN, HFIN, THM) were extracted.  σ 
is the standard deviation of each OCD parameter obtained from the measurements.  A 
low 3σ for all floating parameters indicates the good static precision or repeatability 
























































  TEM (nm) OCD (nm) 
WFIN 99.6 98.8 
TBOX 138.2 140.5 
HREC 19 18.2 
HFIN 56.8 55.2 
THM 8 8.7 
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                                   (a)                                                               (b) 
Fig. 4.11. (a) Cross-sectional SEM image of a Ge fin test structure after fin etch and 
150s DHF (1:50):DIW cyclic etch.  The encroachment of SiO2 layer can be clearly 
seen.  (b) Cross-sectional SEM image of a Ge fin test structure after fin etch and 
longer DHF:DIW etch (270 s), as compared with that used in Fig. 4.11 (a).  More 
encroachment of SiO2 layer was achieved. 
 
Fig. 4.10 (a) reveals excellent correlation on fin width between OCD and SEM.  
Coefficient of Determination, R2 of 0.997 and slope of 1.049 were obtained.  All other 
parameters from OCD also match well with those from TEM [inset of Fig. 4.10 (a)].  
Excellent static precision, with 3σ lower than 0.1 nm (σ is the standard deviation of 
each OCD parameter obtained from the measurements), was achieved in all 
parameters, as shown in Fig. 4.10 (b).  
4.3.4  Formation of SiO2 Undercuts 
After formation of Ge fins, a cyclic dilute hydrofluoric acid (DHF) and 
deionized water (DIW) clean was performed to remove native oxide and to undercut 
the SiO2 beneath the Ge fin.  The rinse time in DHF or DIW was 15 s and the total 
clean time was 150 s.  The undercut step enables the formation of a Ω-shaped metal 
gate, as illustrated in Fig. 1 (c).  Fig. 4.11 (a) shows a cross-sectional SEM image of a 
Ge fin test structure after fin etch and DHF clean.  SiO2 undercut can clearly be 
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observed.  A longer dip time in DHF could lead to more encroachment of SiO2 layer, 
as shown in Fig. 4.11 (b).  Gate-all-around (GAA) structure could be fabricated by 
dipping the sample for even a longer time to remove completely the SiO2 underlying 
the Ge fin.  
4.3.5  Gate Stack Formation 
After DHF cleaning, the samples were loaded into an ultra-high vacuum 
(UHV) tool for pre-gate SF6 plasma clean of 50 s to remove any residual native oxide 
on the Ge surface.  In situ Si2H6 treatment was then performed to form a high quality 
Si passivation layer at a temperature of less than 400 ºC to avoid any Si and Ge inter-
diffusion [53] [157, 158].  Gate stack comprising of ~4 nm HfO2 and TaN was then 
deposited by atomic layer deposition (ALD) and sputtering, respectively [Fig. 4.3 (d) 
and (e)].  Fig. 4.12 (a) shows HRTEM of TaN/HfO2/SiO2/Si stack formed on bulk Ge 
(100) substrate, demonstrating that the Si passivation layer was partially oxidized.  In 
a separate experiment involving Si2H6 treatment of Ge0.97Sn0.03 surface, which is 
similar to Ge, data obtained using X-ray Photoelectron Spectroscopy indicates the 
presence of both SiO2 and Si beneath the HfO2.  Fig. 4.12 (b) shows the gate leakage 
current IG as a function of gate voltage VG of a metal gate pad having an area of 10-4 
cm2 which was formed on bulk Ge substrate.  Very low gate leakage current density 
of ~1.5×10-6 A/cm2 was obtained from the Si2H6 passivated gate stack at a gate 
voltage VG of -1 V, indicating the high quality of the gate stack.   
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                             (a)                                                                     (b) 
Fig. 4.12.  (a) HRTEM of gate stack formed on bulk (100) Ge substrate, clearly 
showing the SiO2/Si passivation.  (b) Gate leakage current IG vs. gate voltage VG plot 
of a gate pad with an area of 10-4 cm2 formed on bulk Ge substrate.  
 
4.3.6  Gate Etch 
Upon finishing gate stack, gate patterning was performed by EBL, followed 
by gate etch.  Due to the topology of the vertical fin channel, metal gate spacers are 
usually formed adjacent to the Ge fin after the normal gate etch process used for 
planar devices, as illustrated in Fig. 4.13.  These metal spacers are not desirable, as 
they not only lead to possible gate-to-source/drain short, but also reduce the 
source/drain (S/D) contact area when NiGe contact is formed.  It is essential to 
maintain as large a contact area as possible to reduce contact resistance for MuGFETs.  
Therefore, it is crucial to remove the metal gate spacers to achieve a lower contact 
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Fig. 4.13.  Schematics demonstrating TaN spacer formation adjacent to Ge fin after a 
normal gate etch process used for planar MOSFETs.   
 
Table 4.1.  Gate etch recipes for TaN gate etch (main etch for removing TaN in planar 
region) and TaN spacer removal etch (over-etch step).  The TaN spacer removal etch 
recipe employs CHF3 to achieve a much higher etch selectivity of TaN over HfO2. 
 
In this work, a two-step gate etch process was developed, of which the first 
etch step employs the TaN gate etch recipe while the second step employs a TaN 
spacer removal recipe. Table. 4.1 shows the recipes used in this work.  In the TaN 
spacer removal step, CHF3 was used to enhance the TaN:HfO2 etch selectivity.  
Fluorine-based plasma could suppress the HfO2 etch rate by forming HfOXFY, which 
is much more difficult to remove, on the HfO2 surface [159].  Moreover, the substrate 






















TaN Gate  
Etch Recipe 
200 0 0 0 200 
TaN Spacer 
Etch Recipe 120 40 80 10 80 
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selectivity of TaN:HfO2 and to increase the degree of isotropy in the etching of TaN 
underneath the Ge fin.  Fig. 4.14 (a) and (b) show two schematics demonstrating TaN 
spacer removal from the sidewalls of the Ge fin using the new TaN spacer etch recipe.  
As the TaN spacer etch recipe utilizes a lower substrate bias, the etch of TaN by this 
recipe is more isotropic, as compared with the normal TaN gate etch recipe, which 
makes etching of the TaN underneath the Ge fin possible.    
Fig. 4.15 (a) and (b) show two cross-sectional schematics of NiGe formed on 
Ge fins (non-gate region) without and with metal gate spacers removed, illustrating 
the benefit of removing TaN spacers adjacent to the Ge fin.  Tilted SEM images of the 
gate regions of two transistors without and with removal of the TaN spacer by the 
sidewalls of the Ge fin are shown in Fig. 4.16 (a) and (c), respectively.  Fig. 4.16 (b) 
and (d) are the zoomed-in SEM images of the regions as highlighted by the rectangles 
in Fig. 4.16 (a) and (c), respectively.  The TaN spacers along the Ge fin of the device 
in Fig. 4.16 (a) are demonstrated to be fully etched using the TaN spacer removal 
recipe developed in this work.   
 
Fig. 4.14.  Schematics demonstrating TaN spacer removal from the sidewalls of the 
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Fig. 4.15. Schematics of NiGe formation on Ge fin (non-gate region) (a) without and 
(b) with removal of metal spacers. Successful removal of TaN spacers adjacent to the 
Ge fin leads to a larger NiGe contact area. This is crucial to maintain a relatively 
small source/drain resistance for Ge MuGFETs.   
 
Fig. 4.16.  Tilted SEM of gate regions of two transistors (a) without and (c) with 
removal of the TaN spacer by the sidewall of the Ge fin.  (b) and (d) are the 
corresponding zoom-in SEM images of the regions as indicated by the rectangles in (a) 
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4.3.7  Contact Formation 
After gate etch, 10 nm Ni was deposited by sputtering, followed by a two-step 
sub-400 ºC annealing process (250 ºC / 330 ºC) [60, 160] to form the self-aligned 
NiGe metallic S/D.  The excess Ni was removed by sulphuric acid (H2SO4) at room 
temperature.  Fig. 4.17 shows a TEM image of NiGe formed on a Ge fin with a fin 
width WFIN of ~55 - 60 nm.  The NiGe formation on both of the sidewalls of Ge fin is 
clearly demonstrated, as the TaN spacers along the fin side walls were removed.  The 
TaN under the Ge fin was partially removed by the TaN spacer etch recipe, longer 




Fig. 4.17. TEM image of NiGe formed on Ge fin, showing NiGe formed on the side 
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                               (a)                                                                   (b) 
Fig. 4.18.  (a) TEM image of the Ω-gate Ge MuGFET with a WFIN of ~85 nm.  (b) 
HRTEM of the right half of the fin.  The rounded fin corners were due to the SF6 
plasma cleaning.  A Si passivation layer can be seen on (100) surface.   
Fig. 4.3 (f) shows a 3D device structure of the transistor fabricated in this 
work.  Fig. 4.18 (a) shows a TEM image of a MuGFET with FIB cut direction 
indicated in the inset SEM image. The Ω-shaped metal gate wraps around the Ge fin 
which has a fin height HFIN of ~23 nm and a fin width WFIN of ~85 nm.  The Ω-shaped 
metal could provide better gate control as compared with normal tri-gate structure.  
Devices with WFIN from ~60 nm to ~85 nm and physical gate length LG from ~90 nm 
to ~380 nm were fabricated.  Fig. 4.18 (b) shows a HRTEM image of the fin region.  
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4.4 Results and Discussion 
4.4.1 Inversion C-V Characterization 
The inversion capacitance C versus voltage V (C-V) plot of a long channel 
transistor fabricated on bulk Ge substrate using the same gate stack formation process 
that was used for the MuGFETs is shown in Fig. 4.19.  The capacitance equivalent 

























f = 100 kHz
 
Fig. 4.19. Inversion C-V measured on a long channel transistors fabricated on bulk Ge 
substrate using the same gate stack formation process as the MuGFETs.   
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                                        (a)                                                              (b) 
Fig. 4.20.  |ID|-VGS characteristics of two MuGFETs having the same physical LG of 
~330 nm and the same WFIN of ~85 nm, but different phosphorus implant doses for n-
well formation: (a) 8×1012 cm-2 and (b) 1.6×1013 cm-2. 
4.4.2 Short Channel Effects of Devices with Low and High Fin Doping  
All devices were characterized by direct probing on NiGe metal pads of the 
S/D regions and gate pads.  Fig. 4.20 (a) and (b) show the drain current |ID| versus 
gate voltage VGS curves for two Ge MuGFETs which have a same LG of ~330 nm and 
a same WFIN of ~85 nm, but received with two different P implant doses of 8×1012 cm-
2 (low fin doping) and 1.6×1013 cm-2 (high fin doping) during n-well formation.  The 
values of drain current reported in this work are normalized by the total effective 
channel width WEFF, where WEFF is calculated as WFIN + 2 HFIN + 2 WFIN,Btm [WFIN,Btm 
is illustrated in Fig. 4.18 (b)].  WEFF of these two devices in Fig. 4.20 are ~165 nm.  
At VDS = -50 mV, both devices demonstrate similar subthreshold swing SS, and show 
good ION/IOFF ratio of more than 104.  At VDS = -1 V, the device with high fin doping 
still has a good ION/IOFF of more than 4 orders, while the device with low fin doping 
shows higher off-state leakage current which leads to poor ION/IOFF ratio.  The high 
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off-state leakage current at low VGS could interfere with the extraction of SS as much 
of the subthreshold region may not be observed due to a high leakage floor. As a 
result, the device with lower fin doping has a higher SS than the device with higher 
fin doping at VDS of -1 V.  In addition, the MuGFET with higher fin doping exhibits a 
smaller DIBL of 107 mV/V, as compared with the MuGFET with low fin doping.   
Fig. 4.21 shows the cumulative plots of IMIN at VDS = -50 mV for devices with 
different fin dopings.  IMIN is taken as the minimum drain current in the |ID|-VGS plot.  
Devices with high fin doping and low fin doping demonstrate median IMIN of ~0.65 
nA/µm and ~1.15 nA/µm, respectively.  Low leakage current observed may be 
partially due to a suppressed ambipolar behaviour (as confirmed by invisible plateaus 
under the n-FET bias conditions [161]), which is consistent with high contact 
resistance between NiGe and n-Ge estimated from literature [162], where Ge has 
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Fig. 4.21.  Cumulative plot of IMIN for MuGFETs with different fin dopings at VDS = -
50 mV.  IMIN is the minimum value of |ID| in the |ID|-VGS plot at VDS = -50 mV. 
MuGFETs with high fin doping show slightly lower IMIN as compared with those with 
low fin doping.  
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Fig. 4.22.  Cumulative plot of IMIN at VDS = -1 V for MuGFETs with different fin 
dopings.  MuGFETs with high fin doping show significantly lower IMIN as compared 
with those with low fin doping.  
 
Fig. 4.22 shows the cumulative plots of IMIN at VDS = -1 V for devices with 
different fin doping concentrations, demonstrating that devices with higher doping 
have lower IMIN.  MuGFETs with low and high fin doping show median IMIN of 
1.55×10-6 A/µm and 3.84×10-8 A/µm, respectively.   It could be concluded that 
additional channel doping helps reduce off-state leakage current of Ge MuGFETs on 
GeOI substrates. 
Fig. 4.23 shows DIBL-LG characteristics of MuGFETs with low and high fin 
doping.   DIBL increases as LG scales down for both splits.  The devices with higher 
doping have lower DIBL.  A device with high fin doping and a gate length of ~90 nm 
has a DIBL of ~330 mV/V.   Increasing channel doping could reduce the NiGe/n-Ge 
depletion length, which in turn leads to better short channel effects (SCEs).  This, 
however, is believed not to be the only reason that leads to better SCEs.  Another 
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important factor which is related to the nature of GeOI substrate will be discussed 
later.  The Ge fin widths fabricated in this work ranges from ~60 nm to 85 nm.  The 
relatively large fin width may result in slightly compromised short channel control 
from the tri-gate structure.  Further trimming down the width of the Ge fin to sub-50 
nm could be performed to have better short channel control. 
 





 Low Fin doping










Gate Length (nm)  
Fig. 4.23.  DIBL-LG characteristics of MuGFETs with low and high fin doping.  DIBL 
increases as LG scales down.  Device with high fin doping and a gate length of ~90 
nm has a DIBL of ~330 mV/V.  
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Fig. 4.24.  Band diagram of n-type Ge under the influence of interface charges.   
 
4.4.3 Low Temperature Characterization of Ge MuGFETs 
Despite the use of multi-gate structure and small fin dimension (~23 nm × ~85 
nm), the device with low Ge fin doping has poor control of short channel effects.  
This could be due to negative charges at the unpassivated Ge-SiO2 interface at the 
backside of Ge layer, as discussed in the literature [163-165].  The charge neutrality 
level (CNL) of Ge is near the valence band minimum.  The negative charges 
contributed by filled acceptors below the Fermi level is larger than the positive charge 
due to empty donors above the Fermi level, resulting in a net negative charge at the 
Ge-oxide interface [163], as illustrated by Fig. 4.24.   Depending on n-type Ge doping 
concentration and the backside negative charge density, the charges could possibly 
induce weak-to-strong surface inversion of n-type Ge even without a gate bias.  
Taking a backside interface charge density of 5×1012 eV-1∙cm-2 for an example, active 
channel doping concentrations of ~2×1017 cm-3 and ~4×1017 cm-3 will result in surface 
potentials of ~0.278 eV and ~0.158 eV, respectively, as extracted from Fig. 3 (b) of 
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Fig. 4.25. |ID|-VGS characteristics of a MuGFET with high fin doping at different 
temperatures of 300 K, and 215 K.  Lower temperature results in smaller leakage 
current, leading to smaller SS and DIBL. 
 
concentration will result in more than 10 times increase in the leakage current.  This 
leads to an increase in the extracted DIBL and SS.  The backside negative interface 
charges could possibly lead to a source-to-drain leakage current path and poor short 
channel control, especially when the effective n-type channel doping is low.  From the 
experimental data, the effect of the backside inversion of the GeOI substrate could be 
important in determining the short channel effects of the devices with low channel 
doping. 
Low temperature characterization was performed on a MuGFET with high 
doping to study the backside interface charge effect.  Fig. 4.25 shows the |ID|-VGS 
characteristics of a MuGFET at different temperatures of 300 K and 215 K.  Lowering 
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temperature leads to smaller off-state leakage current, resulting in smaller SS and 
DIBL.  At lower temperature, the probability of electron tunnelling from drain to 
source decreases, resulting in smaller reverse leakage current.  In the meantime, trap 
assisted tunnelling (TAT) and Schottky Read Hall (SRH) recombination are also 
reduced [165], which further contributes to the reduction of leakage current.  In 
addition,  it was also suggested that interface charge density decreased with 
temperature [166], which in turn reduces any backside leakage current due to 
backside negative interface charges.   
When a SBMOFET is operating at the subthreshold regime, the current of SB-
MOSFET can theoretically be modelled using a thermionic emission equation  
* 2    ( 1)DSBH
qV kTq kT
DI AA T e e
  ,                                 (4-1) 
where A is the cross-sectional area, A* is the effective Richardson constant, T is 
temperature, ϕBH is effective hole barrier height, and VDS is the drain voltage.   
Schottky barrier height could be estimated by using different ID measured at different 
temperatures. The following Equation 4-2 describes temperature dependence of 
barrier height of a SBMOSFET, as suggested by [167], 
1 2
2
, 1 (1 1 )1
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  ,                                   (4-2) 
where ID,T1 and ID,T2 are the drain current at temperature T1 and T2, respectively.  Fig. 
4.26 shows the extracted hole barrier height versus gate voltage VGS.  As VGS becomes 
larger (more negative), the band diagram is pulled up, making the hole barrier height 
become smaller.  Barrier width thinning due to large negative VGS results in larger 
tunnelling current, which contributes to effective barrier height reduction.   
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Fig. 4.26. Effective Schottky barrier height versus VGS at VDS = -0.05 V.  The curve 
was extracted using ID-VGS characteristics measured at 215 K and 300 K.  















































































                                        (a)                                                               (b) 
Fig. 4.27. (a) SS-Temperature T and (b) VTH-T plots for a MuGFET with high doping 
and WFIN of ~85 nm.  The red lines in (a) and (b) are best fit lines.  
Temperature dependences of SS and VTH are shown in Fig. 4.27 (a) and (b), 
respectively.  The slope of ∂SS/∂T observed is ~0.83 mV/decade∙K, which is much 
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larger than the theoretical predicted value of ~0.2 mV/decade∙K.  This is believed due 
to both the HfO2-Ge and SiO2-Ge interface charges.  VTH-T plot in Fig. 4.27 (b) 
indicates a ∂VTH /∂T of ~1.29 mV/K.  The larger temperature dependence of VTH, as 
compared with the theoretical value corresponding to channel doping of ~1017-1018 
cm-3, further suggests the existence of backside interface charge effect on device 
performances [168, 169].  This is because the backside charges could result in larger 
slope of ∂VTH /∂T [168, 169]. 
The backside charges at the Ge-SiO2 interface poses new challenge to 
integration of FinFETs/MuGFETs on GeOI substrate.  The experimental data in this 
work indicate one possible direction to overcome the problem, i.e. doping the Ge, 
especially the first a few monolayer of Ge at the backside.  The Ge region near the 
buried oxide could be doped more heavily to have better short channel control.  
Increasing fin doping results in substantial leakage current reduction especially at a 
high drain voltage, e.g. VDS = -1 V, and better short channel control.  This is because 
higher fin doping could help prevent the formation of surface inversion by providing 
more space charges to balance the negative interface charges [163].  Another possible 
approach is to passivate the backside Ge surface with Si, as suggested by [164].  Si 
passivation was demonstrated to be able to significantly reduce the off-state leakage 
current of MOSFETs on GeOI substrate.   
4.4.4 Drive Current and Transconductance of MuGFETs with Different 
Dopings 
Although additional doping results in better short channel effects, high fin 
doping leads to performance degradation in terms of drive current as well as 
transconductance due to the more severe impurity scattering [170, 171].  This 
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phenomenon was also observed in Si FinFETs [172, 173].  The empirical relationship 
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                          (4-3) 
where μ is carrier mobility, μmax is the highest carrier mobility in bulk semiconductor 
(μmax is 1900 cm2V-1s-1 for holes in Ge), Pc, μmax, μ1, μ0, Cr, Cs, α, and β are empirical 
parameters with positive values obtained by fitting the experimental results, and N is 
doping concentration.  Carrier mobility decreases as doping concentration increases.  
The values of Pc, μmax, μ1, μ0, Cr, Cs, α, and β for Ge were reported by G. Hellings et. 
al [171].  Assuming a reference total doping concentration (including both active and 
non-active dopants) of 1×1018 cm-3, a 1 to 2 times higher channel doping 
concentration with respect to the reference doping value could  lead up to ~50 % 
carrier mobility degradation.    
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Fig. 4.28.  |ID|-VGS characteristics at VDS = -1 V of MuGFETs having the same LG and 
WFIN, but different P doping concentrations.  Device with a low fin doping has a 
higher drain current at a fixed VGS.  
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Fig. 4.28 shows |ID| versus VGS characteristics at VDS = -1 V of the same two 
Ge MuGFETs with a same LG of ~330 nm and a same WFIN of ~85 nm in Fig. 4.20, 
but received with two different P implant doses, demonstrating the device with low 
fin doping has a higher drain current at a fixed VGS.  GMSat versus VGS at VDS = -1 V 
plots in Fig. 4.29 demonstrate the device with low fin doping has higher saturation 
transconductance GMSat.  The additional doping leads to GMSat degradation for 
MuGFETs with LG of ~330 nm.  As expected, a higher fin doping degrades the 
current as well as the transconductance, even though it leads to better control of short 
channel effects.  This is partially caused by the increased carrier scattering due to the 
additional dopants in the channel.   
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Fig. 4.29.  GM-VGS characteristics at VDS = -1 V of MuGFETs having the same LG and 
WFIN, but different phosphorus doping concentrations.  Device with a low fin doping 
has a higher peak saturation transconductance.  
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Fig. 4.30.  RTOTAL-|VGS| plots of the same two devices of Fig. 4.20, showing that the 
device with a low fin doping has a lower extrapolated RSD.  
 
In addition, it is also observed that the device with higher fin doping has a 
larger source-to-drain series resistance RSD, as demonstrated by the total resistance 
RTOTAL-|VGS| plot in Fig. 4.30.  RTOTAL is extracted using VDS / ID, where VDS = -50 mV.  
The formation of NiGe on sidewall of Ge fin helps maintain RSD as low as possible.  It 
was demonstrated by a few groups that increase the n-type doping of Ge could result 
in lower electron barrier height and higher hole barrier height [174, 175].  The 
possible higher hole barrier caused by the additional P doping of the high fin doping 
device split could possibly contribute to the higher RSD of device with high fin doping.   
The enhanced carrier scattering induced by additional fin doping and higher 
RSD results in smaller on-state current ION of the MuGFET with high fin doping.  As 
observed from the |ID|-VDS characteristics in Fig. 4.31 (a) and (b), devices with low 
and high fin doping show ION of 330 µA/µm and 197 µA/µm, respectively, at VDS = -1 
V and VGS - VTH = -1 V.   
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                                     (a)                                                                  (b) 
Fig. 4.31.  |ID|-VDS plots of the two devices with (a) low and (b) high fin doping, 
showing that the device with a low fin doping has a higher drain current at the same 
VDS and VGS - VTH.  





















 = -1 V
V
DS
 = -50 mV
W
FIN




 = ~230 nm
 L
G

































 from 0 to -1.4 V 


























 = ~230 nm
 L
G
 = ~330 nm
 
                                      (a)                                                                (b) 
Fig. 4.32.  (a) |ID|-(VGS - VTH,Lin) and (b) |ID|-VDS characteristics of two MuGFETs 
receiving the same P implant dose of 1.6×1013 cm-2 but with different LG of ~330 nm 
and ~230 nm.  
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4.4.5 Scaling of Ge MuGFETs with Metal S/D 
Fig. 4.32 (a) compared |ID|-(VGS - VTH,Lin) of two MuGFETs with the same high 
P dose of 1.6×1013 cm-2 but with different LG of ~330 nm and ~230 nm.  The two 
devices show similar SS at VDS = -0.05 V.  The MuGFET with smaller LG of ~230 nm 
shows slightly larger DIBL, and higher off-state leakage current at VDS = -1 V, as 
compared with the one with larger LG of ~330 nm.  Visible drain current enhancement 
was observed when scaling the gate length from ~330 nm to ~230 nm.  |ID|-VDS of the 
same two devices shown in Fig. 4.32 (b) demonstrates that the MuGFET with LG of 
~230 nm has a larger drive current at a fixed gate overdrive and VDS, as compared 
with the one with LG of ~330 nm.  
Fig. 4.33 shows peak linear transconductance GMLinMax versus LG for devices 
with low and high fin doping.  It could be observed that GMLinMax increases as LG 
scales down for both of the splits.  Similarly, GMSatMax also scales well with LG, as  
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Fig. 4.33.  Peak linear transconductance GMLinMax versus LG for devices with low and 
high fin doping.  GMLinMax increases as LG scales down.  
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demonstrated by Fig. 4.34.  Fig. 4.35 shows ION versus LG for devices with different 
dopings, with ION taken at VGS - VTH = -1 V and VDS = -1 V.  It is observed that ION 
increases as gate length scales down.  Further scaling of LG will lead to higher 
transconductance and drive current, demonstrating good scalability of Ge MuGFETs.  
It is worth pointing out that the transconductance degradation observed on devices 
with high fin doping is larger than the theoretical prediction by Equation 4-3 which 
predicts a mobility degradation of up to 50 %.  The higher series resistance of the 
device with high doping is believed to contribute to drive current.   
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Fig. 4.34.  Peak Saturation transconductance GMSatMax versus LG for devices with low 
and high fin doping.  GMSatMax increases as LG scales down.  
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Fig. 4.35.  ION versus LG for devices with different dopings, with ION taken at VGS - 
VTH = -1 V and VDS = -1 V. 
 
Devices fabricated in the current work have large variations.  The device 
variations could be due to random dopant fluctuation (RDF) [176, 177], Ge fin height 
and fin width variation, and gate length variation (lithography and etching related).  It 
has been demonstrated that RDF could be suppressed by reducing the channel doping 
of the device [178].  Utilizing Ge fins with smaller dimensions [179] or adoption of 
GAA structure could help achieve good short channel control with low or even no 
channel doping, resulting in good RDF.  In addition, using thinner oxide could also 
result in smaller fluctuations of device performance.  The fin height variation which is 
mainly caused by the initial Ge layer thickness of the GeOI substrate is believed to be 
one of the main sources for device variations, especially drive current and 
transconductance variations.  Current and transconductance degradations due to 
higher channel doping are slightly different at different LG, and this could be due to 
the deviations caused by the factors mentioned.  
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Fig. 4.36.  Source and drain current (left axis) vs. VGS characteristics at VDS = -1 V of 
a device with low fin doping, a LG of ~160 nm, and a WFIN of ~85 nm. 
 
 
4.4.6 Device Performance of Short Channel Ge MuGFETs  
In this sub-section, the performance of a device with shorter channel length 
and low fin doping is discussed.  Fig. 4.36 shows the source and drain current vs. VGS 
at VDS = -1 V of a device with a LG of ~160 nm, and a WFIN of ~85 nm.  Almost 
identical source and drain currents were observed, which is due to the employment of 
GeOI substrate.  At VDS = -1 V and VGS - VTH = -2 V (VTH is taken using maximum 
transconductance method at VDS = -1 V), a very high saturation current of ~920 
µA/µm was achieved.  Fig. 4.37 shows GM vs. VGS characteristics of the same device.  
A high peak saturation transconductance GMSatMax of ~490 µS/µm was achieved.  At 
VGS - VTH = -1 V and VDS = -1 V, this device demonstrates a high ION of 450 µA/µm as 
shown by |ID|-VDS plots in Fig. 4.38.   
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Fig. 4.37.  GM versus VGS characteristics at VDS = -1 V of a device with low fin doping, 
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Fig. 4.38.  |ID|-VDS characteristics of the same device, showing high ION of ~450 
µA/µm at VGS - VTH = -1 V and VDS = -1 V.   
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Fig. 4.39.  Comparison of on-state current ION of the devices in this work with other 
Ge multiple-gate devices in the literature at similar VDS and gate over-drive [72-80].  
ION is among the highest for transistors fabricated by top-down approaches (in squares) 
[74-80].  Transistors fabricated using bottom-up approaches (Ge nanowire grown by 
CVD) [72, 73] are plotted in diamonds. 
 
4.4.7 Benchmarking of Ge MuGFETs 
Drive current performances of Ge MuGFETs in this work are compared with 
those Ge MuGFETs reported in the literature at similar but not exactly the same VDS 
and gate over-drive [72-80] [see ION-LG (log scale) plot in Fig. 4.39].  VDS and gate 
over-drive used in each report are shown in the inset of Fig. 4.39.  All current values 
are normalized by WEFF or perimeter for fair comparison.   Devices reported by Ref. 


















































Work VDS (V) VGS – VTH (V)
Ref. 72 -1.5 -1.5
Ref. 73 -1 -0.7
Ref. 74 -1 -2
Ref. 75 -1 -2
Ref. 76 -1.1 -1
Ref. 77 -1 -0.7
Ref. 78 -1.2 -0.8
Ref. 79 -1 -1
Ref. 80 -1 -1
This Work -1 -1
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method and no etching was used).  Devices in the other publications [74-79] were 
formed by top-down fabrication techniques which are more compatible with the 
existing CMOS manufacturing processes.  Ref. 67 reported ION of 385 µA/µm at VDS 
= -1.2 V and VGS – VTH = -0.8 V.  At VDS = -1.2 V and VGS – VTH = -0.8 V, our device 
has an ION of ~380 µA/µm.  The on-state currents achieved in the current work are 
among the highest for Ge MuGFETs fabricated by top down approaches, which could 
be partially attributed to the high quality of GeOI substrate, good gate stack formed, 
and low S/D resistance.  
4.5 Summary 
In conclusion, we demonstrated the integration of high performance Ge 
Schottky barrier MuGFETs on GeOI substrate using CMOS compatible process 
modules in this Chapter.  Operation of SBMOSFET was discussed.  Detailed process 
flow to fabricate Ge MuGFETs using top-down approach was documented.  Devices 
with high and low fin doping concentrations show good ION/IOFF ratio and 
transconductance.  The MuGFETs with high fin doping are demonstrated to have 
better short channel control, but the heavier fin doping degrades drive current and 
transconductance.  A very high on-state current was reported for Ge MuGFETs.  
Further optimization of Ge MuGFETs fabrication process could lead to even better 
gate control while maintaining or even further improving the high drive current 
achieved.  Ge MuGFET on GeOI substrates fabricated by a Si CMOS compatible 
fabrication process provides good scalability, and could be a good candidate for future 
CMOS applications.  
  





Effect Transistor with in situ Boron 
Doped Raised Source/Drain  
5.1 Background 
As discussed in Chapter 4, Ge is a promising alternative channel material for 
sub-14 nm complementary metal-oxide-semiconductor (CMOS) technology, due to its 
high carrier mobilities and process compatibility with Si CMOS.  High performance 
Ge devices have been fabricated on either Ge bulk or GeOI substrates.  The Multiple-
Gate Field-Effect Transistor (MuGFET) or FinFET architecture offers excellent 
control of short channel effects [66] and has been adopted at the 22 nm technology 
node and beyond [67].  To achieve higher drive current and better control of short-
channel effects, Ge MuGFETs have been realized by various techniques in the past a 
few years [72-74, 76-78, 151].   
FinFET or MuGFET structures employing narrow fins are known to have high 
series resistance due to the small contact area of source/drain (S/D) region.  Besides 
the adoption of metallic S/D structure to reduce series resistance as discussed in 
Chapter 4, epitaxial raised source/drain (RSD) structure was also demonstrated to 
reduce the series resistance of Si MuGFETs by increasing the S/D contact areas [70, 
180].  Although the RSD structure is widely used in Si MOSFETs or MuGFETs [65, 
70, 181-183], there are few publications on Ge MOSFETs with RSD for performance 
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enhancement in the literature [54, 184].  R. Pillarisetty et. al. of Intel reported high 
performance Ge planar p-FETs with in-situ p+ doped SixGe1-x RSD [54].  H.-Y. Yu et. 
al. of Stanford University reported planar Ge gate last n-MOSFETs with in-situ n+ 
doped Ge S/D [184].  To the author’s best knowledge, there was no exploration of Ge 
MuGFETs or FinFETs on GeOI substrate with RSD structure in the literature at the 
time when this thesis was being written.  
The performance of Ge MuGFETs with NiGe metallic S/D was studied in 
Chapter 4. In this Chapter, we report the first demonstration of p-channel Ω-gate Ge 
MuGFET with in situ boron (B) doped RSD.  High-quality GeOI substrates were used 
as starting substrates.  Process development of Ge:B epitaxial growth on patterned 
GeOI samples is reported.  Heavily B-doped raised Ge S/D is successfully integrated 
in Ge MuGFETs.  Electrical characteristics of Ge MuGFET with RSD structure are 
discussed.   
5.2 Epitaxial Growth of Ge on Patterned GeOI Substrates 
It was demonstrated that Ge out diffusion at moderate temperature (≥ 400 ºC) 
into high-k dielectrics of Ge MOS capacitors (MOSCAPs) results in higher interface 
charge density and higher gate leakage current [157, 185-190].  In order to be 
integrated into Ge MOSFETs, epitaxial growth of raised Ge should preferably be 
done at temperature less than 400 to 500 ºC to avoid Ge diffusion through Si or GeO2 
passivation layer.  Epitaxial growth of Ge on GeOI substrates was developed at 
temperature ranging from ~300 to ~450 ºC in this work.   
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(a)                                                                         (b)    
Fig. 5.1.  Patterned GeOI structure schematic (a) before, and (b) after raised Ge:B 
growth.  
 
High quality 8-inch Germanium-on-insulator (GeOI) wafers manufactured by 
SmartCutTM technology were used as starting substrates.  GeOI test samples were first 
patterned using optical lithography, and the exposed Ge regions were dry-etched 
using chlorine-based plasma chemistry.  The photoresist was stripped in oxygen 
plasma.  The samples were then cleaned by dilute hydrofluoric acid DHF (1:100) for 
100 s before being loaded into an ultra-high vacuum (UHV) tool for epitaxial growth 
of Ge.  The GeOI sample structure before and after raised Ge:B growth are shown in 
Fig. 5.1 (a) and (b), respectively.  Fig. 5.2 (a) shows a top-view scanning electron 
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Fig. 5.2.  Top-view SEM images of GeOI samples (a) without Ge growth, and with 
Ge epitaxial growth at (b) ~330 ºC, (c) ~370 ºC, and (d) ~450 ºC.  All SEM images 
have the same magnification.  Growth temperature of ~330 ºC leads to the best Ge 
crystalline quality.   
 
 
Fig. 5.3 shows the chamber configuration of the UHV tool used in this work 
for raised Ge:B growth.  After surface cleaning, samples were transferred from 
cleaning chamber to growth chamber without breaking vacuum.  It is very important 
to maintain vacuum when transferring samples to prevent any native oxide formation 
on Ge surfaces, as the oxide will prevent Ge:B growth.   
In situ Sulfur Hexafluoride (SF6) plasma clean was performed first in the UHV 
tool in hydrogen (H2) ambient for 30 s with a RF power of 200 W to remove any 
native oxide on the Ge surface.  The flow rates for SF6 and H2 were 10 cubic 
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using Germane (GeH4) was then performed in the growth chamber of the same UHV 
system without breaking the vacuum.  Diborane (B2H6) gas was also introduced 
during growth to dope the Ge layer grown with a high concentration of B.  Different 
growth temperatures were used to investigate the effect of temperature on Ge:B 
growth, while the gas flow rates of GeH4 and B2H6 were fixed at 6:1 during growth.   
Ge:B growth rates on Ge(001) surface of GeOI samples was found to increase 
with temperature in this work, as illustrated by Fig. 5.4.  The thickness of the Ge:B 
grown is measured by a step profiler.  High decomposition rate of GeHX and fast 
desorption of H2 from the growth surface at an elevated temperature is responsible for 




Fig. 5.3.  Chamber configuration of the UHV tool used for epitaxial growth of Ge:B.  
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Fig. 5.4.  Ge:B growth rates on Ge(001) surface of GeOI substrates at different 
temperatures.  Higher temperature results in higher growth rate.  
 
 
Fig. 5.2 (b), (c) and (d) show top-view SEM images of three GeOI samples 
with Ge:B epitaxial growth at ~330 ºC, ~370 ºC, and ~450 ºC, respectively.  The 
growth of Ge:B by the UHV tool is highly selective for all temperatures.  No Ge is 
grown on SiO2 regions, which is confirmed by both SEM inspection and electrical 
characterization by probing the p+ Ge grown and neighboring SiO2 regions.  It could 
be observed from the SEM images that the growth temperature of ~330 ºC gives the 
best surface quality, while higher growth temperature of ~370 ºC and ~450 ºC lead to 
Ge layers with very rough surfaces which may negatively affect the subsequent 
metallization [nickel germanide (NiGe) formation] step.  Y. Moriyama et. al. [191], T. 
R. Bramblett et. al. [192], and H. Akazawa et. al. [193] also separately reported that 
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higher growth temperature resulted in a rougher surface.  The size of the “grain” 
formed at ~370 ºC and ~450 ºC were found to increase with temperature, as illustrated 
by Fig. 5.2 (c) and (d).  At a low temperature of ~330 ºC, the energy of Ge adatoms is 
low, and the Ge surface morphology is maintained flat during the layer-by-layer 
growth.  Higher growth temperature, on the other hand, results in highly mobile Ge 
adatoms with high surface diffusion [192, 193], and two-dimensional nucleation could 
take place everywhere on the Ge surface [192].  The non-uniform nucleation results in 
(113) facet formation which in turn leads to rough surface topologies.   
Transmission electron microscopy (TEM) analysis was performed to further 
examine the quality of Ge:B grown at ~330 ºC.  TEM image in Fig. 5.5 (a) and 
HRTEM image in Fig. 5.5 (b) confirm that the epitaxial growth of Ge:B on Ge at 
~330 ºC is single crystalline.  The growth temperature of ~330 ºC was selected for 
device integration, as this low temperature results in good surface quality and does not 
degrade the gate stack quality.  
 
Fig. 5.5.  (a) Zoomed-out TEM and (b) high resolution TEM (HRTEM) image of 
Ge:B growth on Ge substrate. Good crystalline quality was observed. 
2 nm50 nm
(a) (b)
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Fig. 5.6.  SIMS analysis showing B profile of Ge:B grown on the GeOI sample at 
~330 ºC.  High concentration of B (~9×1020 cm-3) was achieved by in situ doping.  
 
 
Secondary ion mass spectrometry (SIMS) analysis was performed on the 
sample with Ge:B grown on Ge at ~330 ºC.  Fig. 5.6 shows the B concentration versus 
depth profile, indicating a high concentration of B (~9×1020 cm-3) in the grown Ge:B 
layer.  The active B concentration was estimated to be ~6×1019 cm-3 by micro four 
point probe measurement.   
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Fig. 5.7.  Three-dimensional (3D) schematics showing key process steps in the 
fabrication of Ge MuGFETs with RSD, including (a) Fin formation, (b) TaN etch, (c) 
SiN spacer formation, and (d) Raised S/D growth.   
 
5.3 Device Fabrication 
Ge MuGFETs were fabricated using similar process flow as described in 
Chapter 4 and Ref. [151], except for additional SiN spacer formation and RSD growth 
processes.  GeOI sample with a Ge layer thickness of ~35 nm was used as starting 
substrate for device fabrication.  The sample was doped n-type using a 30 keV 
phosphorus (P) implant and annealed at 600 ºC for 60 s for dopant activation.  A box-
like P profile was achieved after dopant activation, as demonstrated in Chapter 4.  Ge 
(b) Gate Etch








(a) Ge Fin Formation
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fins were defined by electron beam lithography (EBL) and dry etch, followed by a 
pre-gate cyclic DHF (1:50) and deionized water (DIW) clean.  The sample structure 
after DHF clean is illustrated by Fig. 5.7 (a).  
The samples were then loaded into the UHV tool for further surface cleaning 
by SF6 plasma, followed by in situ Si2H6 passivation at ~370 ºC to form a Si 
passivation layer.  The Si passivation layer was partially oxidized, forming SiO2/Si 
passivation layer on top of Ge.  Gate stack consisting of ~4 nm HfO2 and ~110 nm 
TaN was deposited by atomic layer deposition (ALD) and magnetron sputtering, 
respectively, followed by gate patterning by EBL.  A two-step gate etch process was 
used in this work to remove TaN spacer along the Ge fins in order to avoid any short 
between gate and S/D regions and enable growth of Ge on the sidewalls of Ge fin.  
The recipes used for TaN gate etch and TaN spacer removal were described in 
Chapter 4.  Fig. 5.7 (b) shows a 3D schematic of the MuGFET after gate etch and 
TaN spacer removal.   
Silicon nitride (SiN) spacer was formed by depositing SiN on the sample using 
plasma-enhanced chemical vapour deposition (PECVD) and dry-etch using reactive-
ion etching (RIE).  DHF (1:100) etch for 100 s was then performed to remove the 
high-κ layer on S/D regions, clean the Ge surface, and trim the SiN spacer down to 
~10 nm and below.  Note the RIE etch and DHF trimming of SiN spacer were both 
time controlled.  PECVD SiN film etch rates using RIE and DHF were calibrated 
using blanket SiN on Si samples which have similar size as the device sample.  The 
final SiN spacer thickness was estimated by measuring the SiN thickness on the 
blanket samples using ellipsometer.  The 3D device schematic after spacer formation 
and trimming is illustrated in Fig. 5.7 (c).   
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Fig. 5.8.  (a) A tilted-SEM image of a planar test transistor with a long gate width of 
~50 μm after RSD growth, indicating visible Ge raised S/D growth.  (b) A tilted-SEM 
image of a MuGFET after RSD growth, indicating the SiN spacer, the TaN gate, and 
the RSD regions.   
 
 
The sample was then loaded into the UHV system for further SF6 plasma 
cleaning for 50 s which recess etched around ~2 to 3 nm Ge.  The sample was 
transferred to the growth chamber of the UHV tool for Ge:B RSD epitaxial growth at 
~330 ºC.  The gas flow rates of were kept the same as described in the previous 
Section.  Lastly, forming gas anneal (FGA) was performed in a furnace with the flow 
rate of H2 over nitrogen N2 equals to 1:9 at 300 ºC for 20 mins to reduce off-state 
leakage current [60]. This completed the device fabrication.  Fig. 5.7 (d) shows a 3D 
schematic illustrating the final device structure after RSD growth.   
Fig. 5.8 (a) shows a tilted-view SEM image of a planar test transistor structure 
with large device width on GeOI substrate, clearly portraying the Ge grown on top of 
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Fig. 5.9.  (a) A TEM image of the Ge fin after selective growth of Ge:B raised S/D, 
showing ~36 nm Ge grown. (b) High resolution TEM of the RSD Ge region, showing 
good crystalline quality.    
 
after RSD growth, showing the SiN spacer, the TaN gate, and the RSD regions.  A 
TEM image of the Ge fin after raised S/D growth is shown in Fig. 5.9 (a).  The 
original fin width WFIN measured from top fin surface and fin height HFIN are ~67 nm 
and ~32 nm, respectively.  ~36 nm B doped Ge was grown.  HRTEM image shown in 
Fig. 5.9 (b) confirms that the Ge RSD is single crystalline.  MuGFETs with a fin 
width WFIN of ~67 nm were fabricated.   
It was observed that the thickness of Ge:B grown on the sidewall of the Ge fin 
is much thinner as compared with that on the top Ge(001) surface.  Various studies on 
silicon (Si) or silicon germanium (SiGe) epitaxial growth on Si in the literature 
reported that Si or SiGe growth rate is faster on Si(001) surface, as compared with 
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[196] attributed the slower growth rate on Si(110) or Si(111) to the slower desorption 
rate of hydrogen for Si(110) or Si(111), as compared with that for Si(001).  The 
possibly higher hydrogen coverage on the growth surface of Si(110) or Si(111) 
prohibits growth of Si or SiGe on these surfaces, resulting in smaller growth rate.  
Similarly, it could be expected that the hydrogen desorption rate on Ge(110) would be 
slower than that for Ge(001), which in turn leads to smaller growth rate of Ge:B on 
Ge(110) surface, as compared with Ge(001).   Although the sidewalls of the Ge fin 
are not perfectly Ge(110), the same analogy could probably be applied to the case of 
Ge:B growth on Ge fin sidewalls.  As long as the growth of Ge:B on the top Ge(001) 
surface is thick enough to meet the requirement of increasing the S/D contact area, the 
slower Ge:B growth rate on the sidewalls of Ge fin would not hinder the integration 
of RSD into Ge MuGFETs.  
5.4 Results and Discussion 
5.4.1 Electrical Characterization of Ge MuGFETs with RSD 
The inversion capacitance C versus voltage V (C-V) plot at a frequency f of 
100 kHz of a long channel planar transistor fabricated using the same gate stack 
formation process that was used for the MuGFETs is shown in Fig. 5.10.  The 
capacitance equivalent thickness (CET) of this device is ~1.8 nm.   
 
























f = 100 kHz
Gate Voltage (V)
 
Fig. 5.10.  Inversion C-V measured at a frequency f of 100 kHz of a long channel 
planar transistor fabricated using the same gate stack formation process as the 
MuGFETs.   
 
 
Fig. 5.11.  Two-dimensional (2D) schematic showing the cross-sectional structure of 
the Ge MuGFET with RSD.  RSD resistance RRSD, resistance due to lightly n-type 
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Fig. 5.11 shows a 2D schematic of the final device structure, illustrating the 
various resistance components.  As the main motivation of this work is to examine the 
feasibility of integrating RSD into Ge MuGFETs, the Ge region under the spacer was 
not implanted with B for process simplicity.  The control of SiN spacer trimming is 
important to reduce the resistance due to the Ge regions under the spacers, especially 
when the Ge regions under the spacers are not p+ doped.  A slim spacer is desirable to 
reduce the resistance due to the lightly n-type doped regions under the spacers, 
RSPACER.  Etching the SiN spacer too aggressively in DHF, on the other hand, could 
have the spacer completely removed.  This will lead to short between the metal gate 
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Fig. 5.12.  |ID| and |IG| versus VGS characteristics of a Ge MuGFET with RSD.  SiN 
spacer was fully etched before Ge:B growth, which results in gate to S/D short.  
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The MuGFETs fabricated were characterized by direct probing on the metal 
gate and B doped p+ S/D pads.  Fig. 5.12 shows the drain current |ID| and gate leakage 
current |IG| versus gate voltage VGS plots for a Ge MuGFET with RSD.  The SiN 
spacer of this MuGFET was completely removed due to excessive dip in DHF before 
the sample was loaded into the UHV tool for Ge:B growth.  The device was 
characterized at drain voltage VDS of -0.05 V, -0.5 V and -0.95 V.  It could be 
observed that the device exhibits high gate leakage current IG.  The gate leakage 
current mainly flows from the gate electrode to the source terminal due to the short 
caused by Ge:B growth.   
Fig. 5.13 shows |ID|-VGS plots for a Ge MuGFET with RSD and slim SiN 
spacer.  The existence of the slim SiN spacer prevents short between gate electrode 
and p+ Ge:B RSD.  The device was measured at VDS of -0.05 V, -0.5 V and -0.95 V, 
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Fig. 5.13.  |ID| versus VGS characteristics of a Ge MuGFET with RSD and slim SiN 
spacer.  ION/IOFF ratio of more than 104 was achieved for all VDS.   
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effective gate width WEFF are ~380 nm, ~67 nm, and ~167 nm, respectively.  WEFF is 
the sum of WFIN, 2×WFIN,Btm and 2×WFIN,SW, as indicated in Fig. 5.9 (a).  The 
subthreshold swing (S) at VDS of -0.05 V and -0.95 V are ~190 mV/decade and ~200 
mV/decade, respectively.  Drain induced barrier lowering (DIBL) of this device is 
~106 mV/V, demonstrating good short channel control.  High on-state current over 
off-state current (ION/IOFF) ratio of more than 104 was achieved for VDS of -0.05 V,-0.5 
V, and -0.95 V, where IOFF was taken as the minimum drain current from the |ID|-VGS 
plots.   
The |IG|-VGS plot shown in Fig. 5.14 demonstrates that the device with SiN 
spacer before RSD growth has much lower IG, as compared with that of the device 
shown in Fig. 5.12 of which the gate and S/D are shorted.  Transconductance GM-VGS 
characteristics at various VDS of the same device are shown in Fig. 5.15.  Peak GM of 




































Fig. 5.14.  |IG| versus VGS characteristics of a Ge MuGFET with RSD and slim SiN 
spacer.  Low gate leakage current was achieved.  
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Fig. 5.15.  Transconductance GM-VGS characteristics at VDS of -0.05 V, -0.5 V and -
0.95 V of the same device.  At VDS = -0.95 V, a peak GM of ~108 µS/µm was obtained.  
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Fig. 5.16.  RTOTAL-|VGS| plot at VDS = -0.05 V of the MuGFET with RSD.  RTOTAL = VDS 
/ ID.  The blue line is the best fitted line.   
 
Total resistance RTOTAL-|VGS| plot at VDS = -0.05 V of the same MuGFET with 
RSD structure is shown in Fig. 5.16.  RTOTAL is defined as VDS divided by ID.  The blue 
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line is the best fitted line.  At |VGS| = 7 V, the device shows a series resistance RSD of 
~15 kΩ, or ~2.5 kΩ∙µm after normalization with respect to WEFF of ~167 nm.  The 
relatively high series resistance of the device is partially attributed to the absence of 
metal contacts on the p+ S/D regions, the relatively large probe-to-gate-edge spacing 
of ~10 μm, and the lightly n-doped Ge regions under the SiN spacers.   
|ID|-VDS characteristics of the MuGFET are shown in Fig. 5.17.  The threshold 
voltage VTH was extracted by maximum transconductance method from |ID|-VGS plot.  
At a gate overdrive VGS - VTH = -1.0 V and VDS = -1.0 V, the device with a gate length 
LG of ~380 nm demonstrates an ION of 101 µA/µm.  Employment of self-aligned NiGe 
on the raised p+ S/D regions and doping the Ge regions under the spacers could 
further reduce the series resistance and improve the drive current of the Ge MuGFETs. 
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Fig. 5.17.  |ID|-VDS characteristics of the MuGFET.  At a gate overdrive VGS - VTH = -1 
V and VDS = -1 V, the device with a LG of ~380 nm demonstrates an ION of 101 
µA/µm. 




































 MuGFET with Metallic S/D
 MuGFET with RSD
 
Fig. 5.18.  |ID|-VGS characteristics of two Ge MuGFETs with different S/D structures 
at VDS = -0.05 V.  Ge MuGFET with metallic S/D (red) shows similar subthreshold 
swing as Ge MuGFET with RSD (black), while the later has slightly smaller leakage 
current.  
 
5.4.2 Comparison of Ge MuGFETs with Different S/D Structures 
In this Subsection, the performance of the Ge MuGFETs with RSD is 
compared with Ge MuGFETs with Schottky barrier (SB) metallic S/D.  Fig. 5.18 
shows |ID|-VGS characteristics of two Ge MuGFETs with different S/D structures at 
VDS = -0.05 V.  The two devices are with the same LG of ~380 nm, and similar WFIN.  
Ge MuGFET with metallic S/D (red) shows similar subthreshold swing S as Ge 
MuGFET with RSD (black), indicating similar interface charge densities of these two 
devices.  The later has smaller leakage current, which is believed to be due to lower 
revere leakage current of p-n junction, as compared with metal-semiconductor 
junction [2].  It should be noted that the drain current difference between these two 
devices could be due to a few factors, including S/D series resistance and CET 
   141 
 
differences.  The earlier is believed to be due to the different S/D structures, i.e. RSD 
versus metal S/D, used for the two device splits, while the latter is possibly caused by 
the ALD process variation.   The CET of the MuGFET with RSD is ~1.8 nm while 
the CET for the device with metal S/D is ~1.7 nm, as reported in Chapter 4.  
RTOTAL-|VGS| plots of the same two devices shown in Fig. 5.19 indicate that the 
device with metallic S/D (red) has smaller RTOTAL at a fixed VGS, as compared with the 
Ge MuGFET with RSD (black).  The solid black and red lines are the best fit lines for 
MuGFETs with RSD and metallic S/D, respectively.  The larger RTOTAL of the device 
with RSD could be attributed to the absence of metallization on top of p+ Ge:B S/D 
regions, and the series resistance due to the lightly n-type doped Ge regions under the 
spacers, as illustrated in Fig. 5.11.  The latter is believed to contribute significantly to 
the series resistance. 
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Fig. 5.19.  RTOTAL-|VGS| plots of the same two devices of Fig. 5.18, showing that the 
device with metallic S/D (red) has smaller RTOTAL at a fixed VGS, as compared with the 
Ge MuGFET with RSD (black).  
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Fig. 5.20 shows Technology Computer Aided Design (TCAD) simulation of 
source-channel band diagrams when the device with RSD is at off-state (black) and 
on-state (red).  The SiN spacer width is ~4 nm.  The n-type channel doping (including 
the Ge region under the spacer) and p-type S/D doping are 5×1017 and 5×1020 cm-3, 
respectively.  It could be observed that a small bump exists between the source and 
channel when the device is at on-state, which is due to the lightly doped Ge region 
under the SiN spacer.  This is because that the lightly n-type doped Ge region under 
the SiN spacer is not controlled by the gate.  The barrier will contribute to the series 
resistance.  Fig. 5.21 compares on-state band diagrams of two devices with 4 nm and 
9 nm SiN spacer.  As the spacer becomes smaller, the barrier that the holes need to 
surmount in order to inject into the channel becomes smaller.  Doping the Ge regions 
under the spacer will eliminate the barrier.  


























Fig. 5.20.  TCAD simulated source-channel band diagrams when the device channel 
is at off-state (zero gate bias) and on-state (strong inversion).  It could be observed 
that a small bump/barrier exists between the S/D and channel when the device is at 
on-state due to the lightly doped Ge region under the SiN spacer.   
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Fig. 5.21.  On-state band diagrams of two devices with 4 nm and 9 nm SiN spacer.  
The barrier that the holes need to surmount in order to inject into the channel becomes 




As the main motivation of this work is to examine the flexibility of integrating 
RSD into Ge MuGFETs, the S/D implant condition is not optimized yet.  Further 
improvement of the S/D extension implant and successful integration of NiGe on 
RSD could further improve the device performance.  
5.4.3 NBTI of Ge MuGFETs with RSD 
Negative Bias Temperature Instability (NBTI) is an important reliability issue 
for state of the art p-FETs, as discussed in Chapter 3 of this thesis.  NBTI of Ge 
MuGFETs with RSD was examined in this work to investigate the gate stack 
reliability of Ge MuGFETs.  This is the first NBTI study of Ge MuGFET with Si 
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passivated high-κ/metal gate stack.  Although NBTI of Ge planar MOSFETs with 
high- κ metal gate has been reported, there was no NBTI study on Ge FinFETs or 
MuGFETs prior to this study.  DC measurement technique was employed in the 
current NBTI characterization of Ge MuGFETs to mainly study the slow component 
of NBTI degradation [32] (mainly interface trap generation effect, and some hole 
trapping effect) of Ge MuGFETs with high-κ dielectric.  NBTI characterization was 
done by electrically stress the gate with a high voltage while keeping the S/D and the 
substrate terminals grounded.  |ID|-VGS curves were collected at different time points 
by a semiconductor analyzer during the stress phase to examine the transistor 
characteristic shift due to NBT stress.  Fig. 5.22 shows the measurement set up used 




Fig. 5.22.  NBTI characterization set up.  The gate was electrically stressed with a 
large voltage Vstress while the S/D terminals were grounded.  The device was stressed 
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Fig. 5.23.  |ID|-VGS characteristics at VDS = -0.05 V of a Ge MuGFET before NBT 
stress, after being stress for 18 s, and after being stressed for 1000 s .  Vstress - VTH = -
2.15 V. 
 
Fig. 5.23 shows |ID|-VGS characteristics of a Ge MuGFET before NBT stress, 
after being stress for 18 s, and after being stressed for 1000 s.  The gate length LG of 
this device is ~330 nm.  The NBT stress Vstress is applied such that Vstress - VTH = -2.15 
V.  VDS is biased at -0.05 V when measuring |ID|-VGS.  It could be observed that |ID|-
VGS curve shifts to the left with VTH becoming more negative after NBT stress, 
indicating positive charge trapping and interface trap generation.  The drain current ID 
at a fixed VGS was also observed to decrease after NBT stress.  The increase of VTH is 
believed to be caused by both interface trap generation and charge trapping [32], as 
discussed in Chapter 3.  As the gate stack is TaN/HfO2 on SiO2/Si passivated Ge, the 
NBT degradation mechanism is similar with that of devices with SiO2 or SiON gate 
dielectrics [198].  It should be noted that most of VTH shift captured by DC 
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characterization technique is from interface state generation.  The majority portion of 
hole trapping is believed to detrap very fast upon the removal of Vstress.  As the 
measurement speed of DC characterization technique is not fast enough, majority part 
of VTH shift caused by hole trapping will not be captured.  
The S of the device is ~220 mV/decade before NBT stress, and becomes ~234 
mV/decade after being stressed at Vstress - VTH = -2.15 V for 1000 s.  S of a MOSFET 
could be described by the following equation: 
 ln(10) (1 ) ln(10) (1 ),it D it D
ox ox
C C qD CkT kT
S
q C q C
 
                  (5-1) 
where Cox is the gate oxide capacitance, CD depletion capacitance, Dit is the interface 
trap density, and Cit is the interface traps capacitance with Cit = qDit.  The increase of 
S observed is believed to be due to interface trap generation caused by NBT stress 
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Fig. 5.24.  GM-VGS characteristics of a Ge MuGFET before NBT stress, and after 
being stressed for 1000 s.  23 % GM degradation was observed.  







































 = -2.15 V
Slope = ~0.2
 
Fig. 5.25.  Time evolution of threshold voltage shift ∆VTH.  Vstress - VTH = -2.15 V.  The 
power law slope extracted by linear fit ∆VTH-time is ~0.2.   
Transconductance GM degradation due to NBT stress of 1000 s at Vstress - VTH = 
-2.15 V is shown in Fig. 5.24.  ~23 % GM degradation was observed.  Interface trap 
generation due to NBT stress could results in additional surface scattering, causing 
hole mobility to decrease [199].  The degradation of hole mobility could manifest as 
GM degradation, which is based on the following equation: 
 
       ( )
G
M eff OX GS TH
G
W
G C V V
L
  ,                                   (5-2) 
Any mobility degradation will directly result in GM reduction.  
  Time evolution of threshold voltage shift ∆VTH of the device under the 
stress condition of Vstress - VTH = -2.15 V is shown in Fig. 5.25.  The red line is the best 
fit line.  ∆VTH increases as the stress time increases.  The power law slope/exponent 
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obtained is ~0.2 which is similar for devices with SiO2 or SiON gate dielectrics 
measured with DC technique [200].  
 Recovery behaviour of Ge MuGFET was also studied by measuring |ID|-VGS 
characteristics at VDS = -0.05 V after removal of gate stress Vstress.  Fig. 5.26 compares 
|ID|-VGS characteristics of a Ge MuGFET before NBT stress, after 1000 s stress, and 
after the stress was removed for 1000 s (1000 s recovery), demonstrating that the 
device recovered from NBT degradation once the gate stress was removed.  S of the 
device was also observed to become smaller after 1000 s recovery, as compared with 
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Fig. 5.26.  |ID|-VGS characteristics of a Ge MuGFET before NBT stress, after 1000 s 
stress, and after 1000 s recovery.  
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A ~46 % GM recovery was obtained 1000 s after the NBT stress was removed 
from the gate, as demonstrated by Fig. 5.27.  GM recovery rate RGM,RC was calculated 
as  
 
, 1000 , 1000
,
,0 , 1000









,                                   (5-3) 
where GM,0, GM,ST1000, and GM,RC1000 are transconductance of the device before NBT 
stress, after 1000 s stress, and after 1000 s recovery.  The GM recovery indicates hole 
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Fig. 5.27.  GM recovery after removal of NBT stress of Vstress - VTH = -2.15 V.  46 % of 
GM degradation recovered after 1000 s of removal of the gate stress.  
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Fig. 5.28.  VTH shift as a function of time at stress phase and recovery phase.  VTH 
recovery was observed upon removal of gate stress Vstress.  
 
VTH shift as a function of time for stress phase, as well as recovery phase, is 
shown in Fig. 5.28.  It could be observed that ΔVTH increases with stress time during 
the stress phase.  Once the gate stress was removed, VTH started to recover.  A 
significant amount of VTH shift recovered 1000 s after the removal of gate stress.  
5.5 Summary 
First demonstration of Ω-gate p-channel Ge MuGFETs on GeOI substrate with 
in situ B doped p+ RSD was reported.  Process optimization for selective epitaxial 
growth of Ge:B RSD on patterned GeOI substrates was discussed.  SEM and SIMS 
characterization of Ge:B grown was reported.  Electrical characteristics of a Ge 
MuGFET with RSD were reported.  Short channel effects were well controlled and 
high ION/IOFF ratios of more than 104 were achieved for VDS ranging from -0.05 V to -
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0.95 V.  The Ge MuGFET with RSD was also compared with the Ge MuGFET with 
metallic S/D.  Further optimization of the S/D implant and integration of NiGe 
metallization could further improve the device performance.   
NBTI characteristics of Ge MuGFETs with RSD were studied and reported.  
This is the first NBTI study of Ge MuGFETs.  It was shown that Ge MuGFETs with 
TaN/HfO2/SiO2/Si gate stack have similar NBT degradation behaviour as MOSFETs 
with SiO2 or SiON gate dielectrics.  Upon NBT stress, threshold voltage of Ge 
MuGFETs becomes more negative, GM becomes smaller, and S becomes larger.  
Interface trap generation is believed to be mainly responsible for the transconductance 
and S degradation.  Transistor parameters were observed to recover after the NBT 
stress was removed.    
  




Conclusion and Future Work  
6.1 Conclusion and Contributions of This Thesis 
The motivation of this thesis work is to address some of the near term and 
long term technical challenges faced by the scaling of silicon (Si) complementary 
metal-oxide-semiconductor (CMOS).  By integrating new materials and device 
structures, this work provides helpful engineering solutions for further advancement 
of CMOS, and accesses feasibility of the solutions.    
Improvements in the performance or drive current of Si CMOS have 
traditionally been realized through device miniaturization.  CMOS scaling meets 
immense challenges, and strain engineering has been adopted as an additional 
performance booster to keep the CMOS advancement, starting from 90 nm 
technology node in year 2003.  Application of strain to the Si channel could 
significantly improve carrier mobility, which will directly result in enhancement of 
transistor drive current.  It is believed that strain engineering will still be used in near 
term as one of major performance boosters for next a few technology nodes.   
Among all the strain engineering techniques, silicon nitride (SiN) liner stressor 
technique is a cost-effective approach to induce large amount of strain into Si channel, 
and has been widely used.  The continuous scaling of device dimension and gate 
pitch, however, poses new challenges to the conventional strain engineering 
techniques or materials, especially when the technology node reaches 22 nm and 
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beyond.  The smaller space available for strain materials such as SiN liner stressor or 
SiGe S/D stressor decreases the stress coupling into channel [19], leading to smaller 
channel stress and compromised performance enhancement.  Diamond-like carbon 
(DLC), which has much larger intrinsic stress than SiN, was explored to be used 
together with a SiO2 adhesion layer as liner stressor material to address the challenges 
faced by conventional SiN liner stressor technology.  The existence of SiO2 adhesion 
layer degrades the stress coupling, resulting in smaller channel stress.  It is desirable 
to remove this adhesion layer.  In Chapter 2 of this thesis, further development work 
for the DLC liner stressor technology was performed.  Characterization of DLC films 
was conducted to get film with high intrinsic stress and high resistivity for direct 
deposition of DLC on p-channel field-effect transistors (p-FETs).  Direct deposition 
of the DLC liner stressor was applied for the first time on short channel planar Si p-
FETs and more advanced Si nanowire p-FETs.  The first realization of direct 
integration of DLC on Si p-FETs demonstrates that the SiO2 adhesion layer is not 
needed for DLC technology, further improving the scalability of DLC liner stressor 
technology.  This thesis also reported the first nanowire p-FETs with DLC liner 
stressor.  This is one of the few works done in the literature on straining extremely 
scaled nanowire p-FETs for performance enhancement, demonstrating that liner 
stressor technique works well on advanced nanowire devices.  Substantial 
transconductance and drive current enhancements were achieved by applying DLC 
liner stressor on planar and nanowire p-FETs.   
When a new strain engineering technology is considered for manufacturing, its 
impact on device reliability should be investigated.  Negative Bias Temperature 
Instability (NBTI) which could lead to severe degradation of p-FET parameters is 
considered as one of the most significant reliability concerns for the state of the art 
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integrated circuits.  In Chapter 3, NBTI of strained p-FETs with DLC liner stressor 
was investigated using a improved ultra fast measurement (UFM) method employing 
an advanced low noise and high speed amplifier.  This was the first NBTI 
investigation of strained p-FETs with DLC liner stressor.  It was demonstrated that 
strained p-FETs with DLC liner stressor have more severe parameter degradations, as 
compared with the unstrained control.  This, however, will not hinder the application 
of advanced strain techniques.  Careful consideration on both performance 
enhancement and device reliability degradation induced by strain engineering should 
be taken when designing devices employing strain engineering [201].  In addition, 
detailed UFM measurement setup was discussed in Chapter 3.  The ease of assembly 
and use characterization setup is not only useful to accurately investigate BTI 
characteristics of devices, but could also be used to do pulse current-voltage 
measurement of MOSFETs.   
Ultimately, exploring new channel material with high carrier mobility to 
replace Si is deemed as a long term solution to extend the CMOS road map.  When 
CMOS is scaled to deep sub-100 nm technology nodes, carrier transport in the 
transistor is quasi-ballistic and the drive current will be ultimately limited by the 
injection velocity [45, 46], rather than the saturation velocity which determines the 
performance of long channel transistors.  The injection velocity was experimentally 
found to be proportional to low field mobility [47, 48].  Therefore, high mobility 
channel material is desirable for future CMOS applications.  Germanium (Ge) is 
considered as one of the most promising channel materials to replace Si in future low 
power and high performance CMOS applications due to its high carrier mobilities, 
especially hole mobility.  Multiple-Gate Field-Effect Transistors (MuGFETs) or 
FinFETs have been used for high volume CMOS production starting from 22 nm 
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technology node, as the additional gates provide improved short channel control for 
extremely scaled devices [65-67].  In Chapter 4 of this thesis work, high performance 
omega-gate (Ω-gate) Ge MuGFETs with low temperature Si2H6 passivated channel, 
high-κ gate dielectric and metal gate stack, and self-aligned metallic Schottky-Barrier 
(SB) nickel germanide (NiGe) source/drain (S/D) were fabricated on GeOI substrate.  
This is the first demonstration of Ge MuGFETs with NiGe S/D.  Detailed Si CMOS 
compatible fabrication process was discussed in this Chapter.  The effects of 
fin/channel doping on Ge MuGFET performance were also investigated.  The on-state 
current achieved in this work are among the highest for Ge MuGFETs fabricated by 
top down approaches, which could be partially attributed to the high quality of GeOI 
substrate, good gate stack formed, and low S/D series resistance.  Fine tuning of the 
channel implant and Ge surface passivation could further improve the control of short 
channel effects of Ge MuGFETs and improve the drive current.  
FinFET or MuGFET structures employing narrow fins are known to have high 
series resistance due to the small contact area of S/D regions.  Besides the 
employment of Schottky barrier metallic S/D structure to reduce series resistance 
(discussed in Chapter 4), epitaxial raised source/drain (RSD) structure was also 
demonstrated to reduce the series resistance of Si MuGFETs by increasing the S/D 
contact areas [70, 180].  In Chapter 5, we developed Ge MuGFETs with RSD.  
Process optimization for selective epitaxial growth of boron doped Ge (Ge:B) RSD on 
patterned GeOI substrates was first performed.  Integration of RSD into Ge 
MuGFETs was then successfully demonstrated.  To the author’s best knowledge, 
there was the first Ge MuGFETs on GeOI substrate with RSD.  Short channel effects 
of the devices are well controlled due to the adoption of multiple-gate structure, and 
high ION/IOFF ratio of more than 104 was achieved.  First NBTI characteristics of Ge 
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MuGFETs with RSD were investigated and reported in this Chapter as well.  It was 
shown that Ge MuGFETs with TaN/HfO2/SiO2/Si gate stack have similar NBT 
degradation behaviour as MOSFETs with SiO2 or SiON gate dielectrics.  Transistor 
parameters were observed to degrade upon NBT stress, and recover after the NBT 
stress was removed.   Interface trap generation is believed to be mainly responsible 
for the transconductance and subthreshold swing degradation observed.   
6.2 Future Directions 
In summary, this thesis work has developed several exploratory technology 
options, such as novel strain engineering technique and advanced device architectures 
with new channel material, to address some of the near term, as well as long term, 
technical challenges faced the CMOS technology.  Experimental data obtained 
demonstrate that DLC is a promising liner stressor material for the near term strain 
engineering application for p-FETs, and Ge MuGFET with either SB NiGe S/D or 
RSD is a promising candidate for future sub-14 nm technology node CMOS 
applications.  Further investigations and optimizations of the relevant technologies 
developed in this thesis are needed.  Some of possible future research directions are 
highlighted in this Section.  
For the study of DLC as liner stressor material, further investigation could be 
performed on how the back-end process could affect the strain of DLC film, as it was 
reported that annealing of DLC could reduce the intrinsic stress [202].  Therefore, 
deposition temperature of pre-metal dielectric (PMD) and intermetal dielectric (IMD) 
should be optimized in order to maintain the stress of DLC liner stressor and good 
dielectric quality.  
   157 
 
The compressive stress induced by DLC is beneficial not only to Si channel p-
FETs but also to Ge channel devices.  Wafer bending study on Ge p-FETs, as well as 
theoretical calculation, demonstrated that compressive stress along the longitudinal 
direction could enhance the performance of Ge p-FETs [203, 204], which is the same 
as in Si p-FETs.  Therefore, it is expected that application of liner stressor on Ge p-
FETs, including Ge MuGFETs, could bring substantial performance enhancement.  
Successful integration of stress liner into Ge MuGFETs will be an important 
milestone for Ge device development towards CMOS application.  In addition, NBTI 
study of Ge p-FETs with DLC liner stressor could also be an interesting research 
direction to investigate the reliability of strained Ge devices.  
Besides applying strain to Ge MuGFETs, work could also be done on further 
improving performance of Ge MuGFETs with NiGe S/D, as well as Ge MuGFETs 
with RSD.  As demonstrated in Chapter 4, backside interface charges negatively 
affect the short channel control of Ge p-MuGFETs.  For both of the device structures, 
further process development could be done to fabricate gate-all-around FETs to 
passivated the backside of the Ge layer and avoid the backside interface charge 
effects.  This will further improve the gate control.   
Although III-V is widely considered as a more promising channel material 
than Ge for future n-FET application [147], due to some technical challenges of 
fabricating high performance Ge n-FETs, such as dopant activation in Ge, and gate 
stack formation.  It is still worth exploring the possibility of using Ge n-MuGFETs in 
future CMOS, as Ge also has very high electron mobility.  Using Ge for both n- and 
p-FETs application could also simplify the starting wafer preparation and save the 
total process cost.  Novel surface passivation technique reported recently, such as high 
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pressure oxidation of Ge [58] and plasma post oxidation [59], could be employed on 
Ge n-MuGFETs to have high quality gate stack.  Solid phase diffusion, gas phase 
doping [55], spin-on dopant [61], in-situ n+ doping [62], and ion co-implantation [63] 
(such as antimony and phosphorus together) could be used to have good n+-p junction 
for MuGFET application.    
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